
MIT/LCS/TR-188

SIMULATION OF PACKET COMMUNICATION ARCHITECTURE
COMPUTER SYSTEMS

Randal E. Bryant

This research was conducted under a graduate fellowship from the National Science Foundation. Additional funding was supplied by the National Science Foundation under grant DCR75-04060 and by the Advanced Research Projects Agency of the Department of Defense, monitored by the Office of Naval Research under contract no. NO0014-75-C-0661



SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS

by

the contraction of the property of the particle of the particl

Randal Everitt Bryant

November, 1977

and the second of the second o

ja valta valta ja kurista mailita kan mailita paikin kurista marangan perubahkan kebilan bada salah dibir. Bada jalah menjada kebanggan mengangki perubah salah kebin dibir kebingkan beberapat menjada kebilan melipak dib

and the state of t

This research was conducted under a graduate fellowship from the National Science Foundation. Additional funding was supplied by the National Science Foundation under grant DCR75-04000, and by the Advanced Research Projects Agency of the Department of Petense, monitored by the Office of Naval Research under contract no. NO0014-75-c-0661.

and the second of the second o

British Market State (1920)

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

and the second of the contract of the second of the second

LABORATORY FOR COMPUTER SCIENCE (formerly Project MAC)

CAMBRIDGE

Massachusetts

COMPUTER SYSTEMS

handel Everitt Burent

where may be to monday the

ADSTRACT

Simulations of congenter queens have traditionally been performed on a single, sequential company, sum if the system to be simulated contains a number of congentate which against appropriately, he alternative would be to simulate these queens of his language of the system. With this approach, each processor would describe one congentant of the system, hence the congentant simulations confit queens concernantly. By exploiting the modularity and concernant in the special polyton to be simulated, the simulation would itself be modular and concernant.

An accurate elementation must model the time behavior of the system as well as its imput-output behavior. In order to evail real-time constraints on the processors and accommutation metassis in the simulation facility, the simulation of the though must use a time-independent algorithm. That is, the simulated behavior of each impurparent should not depend on the speed at which the simulation is posterned.

With this time-tellinguished approach, elithered coordination operations are required to growth a facility of the decidate. This operation can be provided for the standard of the decidate of the standard of the species of the standard of the species of the species of the species of the species of the species.

THESIS SUPPLY AND LOCAL DESIGNATION OF THE STATE OF THE S

APA designed viscondil

JOHNSON HON THIS WAS IN

This seport is based upon a thesis of the same title submitted to the Department of Monteleed Angiocoming and Computer Science, Messachusetts Institute of Technology on May 30, 1877 in partial fulfillment of the regularizations for the feriors of Monteleet of Science.

Acknowledgements

I would like to thank the members of the Computation Structures Group at the MIT Leboratory for Computer Science, especially Professor Jack B. Dennis and Ken Weng, for suggesting this area of research and for providing valuable feedback during the research and writing processes. I would this like to thank the National Science Poundation for providing he will financial support during my studies through their graduate fellowship singless.

医红色 医黄色素 医动物 医多克氏病 医囊结束 医多克

Table of Contents

4 -	Introduction of the second sec	•
	Banket Bankanindadian Asphilacines are resistance as a series and a series and a series and a series are a se	
	The Need for Manufation, special contract of the second of	_K 18
	Regulations of Singulation.	. 1
	Purpose of Basis	. 1
	Outline of Thomas	
B.	Simulation of the Components	- 234
-	introduction.	. 2
	Module Operation	
	Time Independent Standards of a Module	
٠,		- 1
	Simulation of a System	
,	Coordination Algorithm	•
	Conclusion	
0		. 51
le :	Termination of the Simulation	
	Consensitivity Classic	. 5
	Termination Absorbiban for Connectivity Classes	
	Conclusion	. 👨
	Improving the Milinian of the Simulation	
5.		6.
5. -	Modules which Congress Monstone Panetions	. 6
5.	Modules which Compute Monatons Panctions	. 6
	Modules which Compute Monatone Panctions	. 6 . 7
	Modules which Compute Monatons Panctions. Strongthening the Calculation of the Minimum Cutput Time Conclusion	. 6: . 7: . 8:
	Modules which Compute Monatone Panctions. Strongthening the Calculation of the Minimum Gutput Time. Conclusion. Insights and Afterthoughts.	. 6: . 7: . 8:
3.	Modules which Congule Monatons Penctions. Strongthening the Calculation of the Minimum Gutput Time Conclusion Conclusion Insights and Afterthoughts. Suggestions for Suction Suggestions.	. 6: . 7: . 8: . 8:
3.	Modules which Compute Monatone Panctions. Strongthening the Calculation of the Minimum Gutput Time. Conclusion. Insights and Afterthoughts.	. 6: . 7: . 8: . 8:
3. 341	Modules which Congule Monatons Penctions. Strongthening the Calculation of the Minimum Gutput Time Conclusion Conclusion Insights and Afterthoughts. Suggestions for Suction Suggestions.	. 6: . 7: . 8: . 8:

AND THE RESERVE OF THE

Chapter 1

Introduction

Computer Systems have traditionally been simulated on a single, sequential the control of the fraction opening to the limited to the at the second of the control of the co computer, even if the system to be simulated contains a number of components FORM OF BURNOW, STRONG SERVICE CONTRACTOR OF SERVICES SERVICES SERVICES SERVICES SERVICES SERVICES which operate in parellel. One of the primary purposes of simulation languages, the first of plane of the wind of the first of the second of since of the such as GPSS and Simecript II [13], is to order the simulation of the events The condition date, but they are in our seasons which the conoccuring in the different components in such a way that the simulation will de la company correctly model the operation of the system to be simulated. An alternative at the standard of the standar approach would be to simulate parallel systems on a network of computers, such en de con market en seus salations de la time dense despet en L. Liver, despet en 1966 de 1966 de as a network of microprocessors [2,14,21] or the Arpenet [15], where each artic firms a **estimate** centered per all entre montains as store of the first principal and the processor would simulate the operations of one compensat of the system. This are la completa primario dell'indicata della regio dell'indicata della serie di completa della serie della ser would allow the simulation to exploit the medularity and concurrency of the which there are the talk mount for an entached many is the control of the system to be simulated and thereby itself achieve a high level of modularity And the property of particular contents are a company of the contents of the c and concurrency. The simulation of packet communication architecture systems the first the state of the first of the state of the stat [6] seems perticularly suited for this approach, since these systems are highly The same of the sa modular - the components of the system operate independently and communicate The twin of a contract with each other only by sending message packets. Hence these systems can be simulated by a network of processors which community by manufactor passing.

Packet Communication Architecture

A pecket communication architecture system consists of a number of independent processor modules which communicate by sending peckets of information to one another. A single program is implemented as a number of separate processes, such that each process runs on one of the modules, hence the

(1975年) 1970年 - 1980年 -

la gradi ser ella <mark>karanda sundi. Della la direktara di eta direktara di eta di</mark>

components of the program can be executed in parallel.

The modules in a packet communication exchitecture system can 计多分码 化电影电影电影电影电影 电影 计数据数据 医神经囊 医鳞形状芽 化二丁烷 communicate only in a limited furties. All communication with a module is in See a transference of the water of the continue of the continu the form of puckets, except the initial state of the module, which can be given to the module in sompacket form. Thus, a module could be initialized with a own and their sectors of the secretary the secprogram and initial data, but thereefter it can receive information only in packets. Furthermore, a motule our communicate with only a limited number A SECULAR OF THE PROPERTY OF THE PARTY OF TH of other modules. But module receives and sends out packets through its ,也是是是是自己的,是是一种的人的主题,我们最近的数据,我们就是有一些人们,在是一种的数据的人们,就是**是由**了这种的特别,但是是在自己的 input and output ports. A particular layes port to a module can receive packets on the first of th only from a particular output part of some module, or from a particular source Company of the Company of the State of the Company outside the system, legat ports of the latter type are called system input ports, since they are the only means for an external source to sund data to the system. to the state of th Similarly, from a particular output port of a module, puckets can be sent only Control of the Contro to a particular input port of some module or to a particular external destination. andres l'engle region l'antique de la company de l'article de la company de la company de la company de la comp Output ports from which puckets are sent to external destinctions are called system output ports.

Packets are carried sing one-way data shanner from the output port of one module to the input port of another. These channels cannot after the values of the packets, and they must preserve the asquestial ordering of the packets. Thus, a channel can be viewed as a NITO quote between two ports. The interconnections between modules cannot be changed dynamically.

The modules in a pucket communication exchitecture system operate

antonomously. There is no central control in the system, and any monitoring of the system operation must be passive. That is, only an external observer is allowed to monitor the modules or channels in the system, and the monitoring is not vital to the gystem's correct operation. As a result of this autonimity, a module can operate as soon as the necessary data packets have arrived regardless of the status of other modules in the system.

THE STATE OF THE PARTY OF THE P

A pecket communication architecture system is designed so no component ting of the first of the parties, the law out the work that the law are of the system will be required to fulfill any timing constraints. Instead, the and people that the second of the second to the second of the second of the second of the second of the second system must be designed to operate correctly regardless of the delay times or throughputs of the modules and channels. For example, one module cannot require another module to have a minimum response time. As a result, modules The state of the s must use asynchronous communication protocols, so that a module cannot send a data value to enother module which lacks sufficient buffer space. communication protocol, however, must be implemented as packets sent back and forth between two modules for each date tradition. Otherwise, an acknowledgement signal received from a module to which data has been sent would constitute a form of nonpecket input information.

As a consequence of this time-independent design, the speed of the system or any of its components is a performance issue and not a necessary requirement for correct operation. If one module or channel is particularly slow, it might slow down the entire system, but it will not cause any malfunctions.

Examples of packet communication erchitecture systems include the data

han to allow the side of the side of

- 40 -

Show growings of Beside and Shares [7,87] and the date flow processor of Standards [8,87]. The not processor of processor of the standards are described as a second standard of the standards are described as a second standard of the standards are described as a second standard of the standard of the standards are design philosophics.

Adventages of Builds Communication And best are Systems

the state of the s

Considerable and the second of the second of

This territory thanking the matter out the perference.

44.67

consistently heavily loaded and hence form bottlenecks in the system. A bottleneck can be eliminated by redesigning the module or channel to operate faster or by splitting one module into several modules. Recense the system is designed to be speed independent, the speed of one module can be varied without causing maifunctions.

One further result of this modularity of design is that these systems can be proved correct much more easily than other computer systems. To prove the correctness of a packet communication architecture system, one can specify the required properties of each module, prove that each module satisfies these properties, and then prove that the system will operate correctly if all modules satisfy their requirements. In other words, the correctness of the system can be proved modularly. General methods of proving the correctness of packet communication architecture systems are currently being investigated by Ellis [10].

Examples of Packet Communication Architecture Modules


Three basic module types: functional operators, switches, and arbiters illustrate some of the operations which can be performed by packet communication architecture modules. Examples of their operation are shown in Figure 1.1. In the diagrams the lines represent the channels communicated to the input and output ports of the modules, and the data on these lines represent data peckets being transmitted over the channels.

THE RESIDENCE OF THE PROPERTY OF THE PROPERTY

A functional operator computes several functions (one for each output port)

the for the contract of the co


A. Functional Consider




and profit for the more light that is a second of the seco

医神经囊膜 医囊膜 化重氮 网络约尔 医眼畸形 横上横横的 化二烷二烷医烷烷基 计模型 经存储

C. Sulface





The section of the algebraic and solve the constant

Physics 1.1 - Binnights of Charles for Three Bingle Medicle Types.

with input packets as arguments. It can fire as soon as one packet is received at each input port, meening that it absorbs these input packets, computes the output values, and sends one output packet from each output port. For example, the DIVIER module of Figure 1.1s computes two functions: the quotient and the remainder of the input values.

CONTRACTOR OF THE STATE OF THE

A switch module provides a means of routing data to different modules in the system. It can fire as soon as a packet is received on its input port. In firing, it absorbs the input packet and then sends an identical output packet from one of several output ports, depending on the packet's value. In the example of Figure 1.1b, the output port selected depends on whether the packet value is positive, zero, or negative.

As a final example, the arbiter module serves to marge together the streams of output packets from several modules. It can fire as soon as a packet is received on either input port. In firing, it absorbs a packet from one of the input ports and sends an identical packet from its output port. If packets are received at two input ports simultaneously, the module will first fire, absorb one of these packets, and send it out. By the rules of operation, any packet which is not absorbed will remain at the input port. Hence, the module will fire a second time, absorb the remaining packet, and send this one out.

Other packet communication architecture modules can have behaviors which depend on other factors, such as past activities of the module, the arrival times of the input packets, and stochastic processes within the module. The

general rules of apareties for the mobiles will be discussed in Chapter 2.

The Need for Signilation

Once the functional behavior of all compounts have born developed and proved correct, there are other leaves to be settled hedge the gratem can be implemented. The implementation must most other regularments on the overall speed of appositions of the total court of the system. Thus, for Thus, for a particular implementation, a finite will went to measure the justismence of the system THE PARTY OF THE P for different sets of input date. These measurements can include such factors as the overall apart of the quien, the lead on particular components, and the buffering regularments at the input parts. Goes manuscrements for a particular implementation have been made the designer will want to make measurements where such parameters as thoughout or follow time for posticular components have been puried, or qualifications have been made to the original design. By this method, the designer can mention the speed and migigates the cost of the system.

Optimum implementation, but also to compare the system to other system designs, or to computer systems. While packet communication exchitecture systems are patentially very fast due to the high level of parallellers, a station of engagement with traditional computer systems is

Developing methematical methods of predicting the performance of

The state of the s

particular systems seems to be very difficult. One cannot simply count the number of instruction cycles required for a particular program with a particular set of input data. While the modules interact with each other in a very limited and well-defined way from a functionality viewpoint, the performance of a module can have very subtle effects on the performance of the overall system. For example, increasing the throughput of one module can cause another module to become a bottleneck in the system. Thus, a "modular" approach to performance enalysis will not work. Furthermore, the system designer wents to know more than just the average or worst care performance of some system. He wants to know more than just the average or worst care performance of some system. He wants to know the detailed pictornance measurements for each component of the system. This amount of details bottle hears be provided accurately by a mathematical analysis of particulation.

An accurate simulation of a system would provide the desired measurements for a particular set of input data. While it might be hard to judge the general performance of a system basel on simulations for a few sets of input data, this approach seems to provide a great deal more information than analytic methods.

To avoid confusion between the system to be simulated and the system which performs the simulation, the former will be called the simulation system. Svel though the "actual" system might in fact only exist on paper, this seems like a resonable way to distinguish the two. Furthermore, the modules and channels of the actual system will be called the actual modules and actual channels.

Requirements for the Simulation

To provide the type of measurements required to evaluate an implementation of a system, the should be modelling the detailed timing aspects of the system as well as the functional behavior. If only the functional aspects were modelled, the simulation would accessibly model some implementation of the system, but most library not the implementation we are interested in.

The production of the control of the

Az eccuses modelling of the greten connect selv on any stechastic methods of simulation, unless the medicine themselves believe, starbestically. For one thing, like analytic methods, methods of stachastically metalling peaket communication architecture quelung hore not jut long dequicated. Thus, unless the system is affected by stechastic processes within the modules, a simulation The second of th of a system should provide all information about the activities of each module THE PERSON TO THE METERS AND A METERS ASSESSED. for a given set of initial states (i.e. medule programs and initial data), and a and the first that the second and the second se particular sequence of input packets presented to each system input port. If the modules behave studiestically, the studiestic processes must be modelled, so that any random veriables will be chosen with the same probability in the simulation as they are in the actual system. A stagle simulation will only model the springer extinity for one choice of renders periodice, but a number of simulations can give as the of the distribution of the system's parformance.

Methods of Simulation

One approach to the simulation of a packet communication architecture system is with a sequential computer system. With this approach, a single

TO A COLUMN TO A SECURE ALL

computer would simulate the activities of every module and every communication channel in the system. While this approach would be rather slow, it is not difficult to implement. For every packet on an input port of some module in the system, the simulation keeps a packet descriptor of the form (M, p, s; t), where

M = the module number

p = the input port number

" " the value contained in the pecket

t = the time at which the pecket arrived at the input port.

These pecket descriptors are stored as a sequential list called a time line, in which the descriptors are ordered by their time values. The simulation looks at the time line and decides which module in the system would fire the soonest. It then simulates the firing of this module by removing the absorbed input packets from the time line, computing the output values and delay time for the module, and then inserting new pecket descriptors for each output pecket into the time line. Each new packet descriptor contains the module and input port number of the input port which receives the pecket, the value of this pecket, and the time at which the input port would receive the packet. This process is repeated for the new time line, and so on, until no module in the system is able to fire. As long as the simulation always simulates the earliest firing in the system for a given state of the time line, it can be certain that all input packets which would have been received by this module at firing time are present on the time line. Since a module cannot be affected by new input peckets arriving while it is firing the entire firing of the module can be simulated without looking at other modules in the system. Simulation

languages, such as 68:35 and Simserjet II [13], use a verient of this time line in simulating the activities of a number of computer.

A large fraction of the simulation time will be spent looking at the time line to decide which module would fire earliest. Wheneve it is not difficult to determine whether simple modules, such as fractional providers, switches, or arbiters are resty to five and at what time, there computations could take much longer for modules with more complex behavior. Moreover, as the size of the system increases, there will be more modules to check, and more descriptors on the time line. Hence, the size spent on concheed in the simulation can, in the worst case, increase as the square of the system size there will be a linear increase in the total number of fixings to be simulated, and for each fixing a linear increase in the time required to decide which module would fire earliest. The time spent to actually simulate the activities of the modules, on the other hand, will increase only linearly with the system size. As the size of the system is increased, the proportion of simulation time spent on overhead will increase.

An alternative to simulation on a sequential computer is to simulate the system on a somewise system consisting of a number of interconnected simulation processors, such as the Pecket Architecture Simulation Facility of Leung, et al [14], shown in Figure 1.2. In this facility microprocessors serve as simulation processors. Each simulation processor simulates one or, for a large system, several of the modules in the system. The processors send packets to

one another, just as the modules in the actual system would. The packets are sent over a communication network, which provides connections among all pairs of simulation processors. During a simulation, however, a processor would send packets to another processor only if the first is simulating a module which can send packets to a module being simulated by the second. The communication network is provided to allow the simulation of any system configuration. In addition, a boot computer can food progress into the modules, initiate the simulation, and modifier its progress.

al signification of the same of the same of the




Figure 1.2 - Structure of Standation Pictity was the standard of the

This approach seems very natural, since the structure of the simulation is

much like that of the spotes being standards. It should also be faster, since the simulation procuseur can operate in panillet. Republiky, the amount of overhead will not be too great, either, or that a large fruction of processor time can be spent simulating the activities of the modules.

Purpose of Thurs

In this that's, methods of simulating period communication exchitecture systems on a distributed computer system, will be foundated. The design goals for these simulation methods include:

- 1.) Generality of dissoluting System: The simulation should not require a highly specialised computer system on which to perform the simulation. It should work on any system which supports communicating processes, such as the Fastest Architecture Simulation Facility [14], a network of missoprocesses [2,31], the Distributed Computing System [11,19], or order more traditional systems such as the Bussengies Borto [18].
- 2.) Conveilly of Simulation. The motivets stould enable the securety statistics of any parient communication architecture system. A system designer should not be limited in the types of systems which he one standards.
- 3). Simplicity of Software. The programs for each simulation processes district to responsibly simple to write, and short enough to be excepted by small processors such as alignoprocessors.
- 4). Accounties Efficiency: The simulation should make use of the potential purellelium in the simulation species. Furthermore, the antonnit of enjangationium between procusage to keep their efforts coordinated distall in community, shall.

One way to entirely the first and grades to he for the described of a public communities are described as a public communities are described as a public communities.

ALCONOMIC SERVICE

en en tradición de la proposición de la company de la comp

processors should act autonomously, with no central control. This will simplify THE RESIDENCE OF THE PROPERTY OF THE PARTY. the computer system required to perform the simulation by removing the need en Karajan da ing **kalajang ing dalah ka**n da Ma for a highly specialized, high speed central controller. Of course, passive monitoring might be allowed to observe the simulation activities. Second, all BARBAR AND COMPLETE COMPANIES CARROLL AND A COMPANIES. communication between simulation processors should be in the form of packets. As a result, the processors will have a uniform form of input-output. Perhaps jangalan digi 🚧 most importantly, the simulation will be time-independent. That is, the Progress Cartification accuracy and correctness of the simulation will not depend on the speed of the simulation processors or the communication network. This will eliminate any ing the second of the second real time constraints on the simulation hardware and software, which will greatly simplify the design. This will also enable the simulation to be performed on any computer system which supports communicating processes. 「最終しらわり」は新**う教**語の The simulation of each component of a system could be handled by a different process. Several of these processes could be assigned to see precessor, which could execute them without any time constraints.

While the simulation might be faster on a highly specialized simulation facility equipped with a high speed controller or processors designed for reel time applications, the amount of time and money required to construct such a facility would be justified only if a very large number of simulations were to be performed.

The problem then becomes developing simulation methods based on packet communication erchitecture principles, which will satisfy the other three goals: generality, simplicity of software, and reasonable efficiency. One means of

property of the second

simplifying the task of softweee design is to take a modular approach to the design of simulation programs. The simulation program for a module must not only simulate the estivities of the module, it must also communicate with other The property of the property of the contract o module programs to keep the simulation activities coordinated. Thus, the 医乳头脑膜 "我们还是一个好人的,我们就是不知道,还还是一个都是一个的,不是是 specifications for each simulation program will include not only specifications of Committee the committee of the control of the committee o the module to be simulated, but also specifications of the coordination activities. The transfer of the second of To keep the design modular, the coordination activities must be simple and til sam flyggerige store flere i til til skreder. Her til er progresse er til ette i tillet uniform enough to be easily and accurately specified. Moreover, these The second of th coordination activities must be both general and reasonably efficient. The major naviorinal reference and emigrate and the statement of the statement of task of this thesis is to develop coordination methods which fulfill the requirements of simplicity, generality, and efficiency for a simulation which is Called Sand Street and British Sand Sand Sand Sand Sand Sand itself a packet communication architecture system.

Outline of Thous

In Chapter 2 methods of simulating the components of a packet communication exchitecture system, i.e. the modules and communication channels, will be discussed. First, rules of operation for packet communication architecture modules will be presented. Then, methods of simulating both the functional and timing aspects of the module will be developed. The emphasis will be on specifying what a correct simulation of a module would do, rather than on the more difficult problem of translating these requirements into actual programs. The pathless of producing programs which will escipately simulate a module, based on regre margification of the module, is left as an area for further passanch.

In Chapter 3 the ideas developed in Chapter 2 will be extended to allow CHERT WAS FIRE the simulation of entire systems. As will be seen, if the simulation processors are simply loaded with programs which simulate the activities of the system components, the simulation might not accurately model the system but instead reach a deadlocked state. Besides simulating the activities of the modules, the simulation processors must communicate with each other to keep their efforts coordinated. The main purpose of this chapter is to develop methods of incorporating the coordination activities into the simulation processor programs. In this chapter a proof will be described which shows that the simulation will accurately model the actual system. The full proof is contained in Appendix 1. This proof demonstrates the benefits of the modular approach to the design of the simulation. Pirst, the important requirements for the modules in the system and for the simulation programs of these modules will be specified. Second, it will be proved that the simulation and coordination methods of Chapters & and 3 setisfy these requirements. Pinally, it will be proved that any simulation which satisfies the regularements will accusually model the actual system.

In Chapter 4 methods of terminating the coordination activities, once the modules in the system have coast activity will presented. Without this termination, the simulation might run indefinitely, even though no module activities are being simulated. The last part of the chapter describes a proof of the correctness of the termination operations. The full proof is contained in Appendix 2. First, it is proved that these operations will not terminate the simulation too soon or in any other way interfere with the simulation

电影人物 医人名德罗维霉素 美国加拿大地

The state of the s

operations. Hence, the requirements for the correctness of simulation proof will still apply. Then, it will be proved that the shareletion will eventually terminate, if the usual system would remaintly under the same circumstances.

and the standing of the substitution of the substitution of the standing of the standing of the standing of the

In Chapter 5, the coordination methods of Chapter 8 will be further refined to impresse the efficiency of the classical transfering. The constitution methods of Chapter & any distinguish to by very strayer and antiques over all protestes. As a result, the assumption equilibrative information general between processors is high, and the constraints of the quecoming orthology see he werecoverily sectstated. In summer cases the governor pluggest for a module can be modified alightly to take adopting at qualific proposing of the module. Two examples of such modifications presented. These trees and finitions will not increase the complessity or modularity of the simulation programs significantly but can greatly increase the afficiency of the simulation. Manager, these modifications will not come the simulation progress to violate, my of the requirements for the same of the sa the espectness grant of Appendix 1 to apply ... This further demonstrates the Line and the second control of the c benefits of a mobular approach to correctness proofs.

Finally, Chapter & quantity-annihilation, angestime, for other applications, and angestime for other applications include absolute of other types of application, and application, of the coordination, and termination materials for their forms of distributed competition.

the second section of the second section of the second section of the second section of the second section of

By working within the concepts of pecket communication architecture, this thesis develops simulation techniques which fulfill the four design goals:

waster, as and the second of the control of

simplicity of hardware, generality, simplicity of software, and reasonable efficiency. Moreover, these techniques are provably correct. This is particularly comforting considering the subtle nature of parallel, asynchronous computations, which can often have unexpected decilocks, races, nontermination problems, or other malfunctions.

For any computation which is designed to be executed by a parallel, asynchronous system such as a packet communication architecture system, a proof of correctness is essential. The traditional approach of implementing an initial version of a system and then debugging it will not work for computations which must be time-independent. Even if the computation is tested on a large number of test cases, one cannot be certain that it will be correct for all cases. A slight change in the timing of one part of the computation might lead to a deadlock, critical race, or other malfunction. Even in trying to prove the correctness, one can easily overlock some of the subtleties of the computation. However, by carefully developing a formal mathematical description of the computation and then proving that a computation which fulfills this description will operate correctly, these subtleties can be unasyured.

Chapter 2

Minulating the Components of a

Introduction

more of the modules or communication channels in the estual system. This includes simulating the timing distributes of the module as well as the module's data operations. If the simulation is to itself be a packet communication excititecture system, there can be no timing constraints on the simulation processors or on the communication links between processes. Hence, a method of simulating the timing must be developed which is independent of the speed

Modulo Cycantiles

Soften methods of classical methods and by developed, the behavior which will be asymptotical these methods must be presented. In the interest of generality, these miles will be an unmetablitive at passible. As a namely some forms of behavior are allowed which are not quite in hasping with the philosophies of packet communication exchitecture design. However, as mentioned before, the designer of a system should not be restricted in the types of systems he can simulate. Furthermore, these alloweness do not cause any added difficulties for the simulation.

At any time, a module is in one of two modes: the weit mode or the firing

mode. While in the wait mode, the module cannot produce any output packets. Once the necessary conditions for firing are met, the module fires, meaning that it absorbs some of the input packets from its input ports, performs computations, and some time later sends packets from its output ports. Then it changes its internal state and reenters the wait mode. In general, an input port can be a buffer which can held a number of packets simultaneously. A packet remains at an input port until it is absorbed by the medule. An output port, on the other hand, is more like a door through which output packets pass.

The module must make the following decisions when to fire, which input packets to absorb, what computations to perform, the values of the output packets and the times at which they are sent, and the new state of the module. These decisions can depend on the following factors:

- 1.) The values of all peckets of the input ports.
- 2.) The time of which each of the liquit patients errived.
- 3.) The current times are the product the same design of the course
- 4.) The current state of the module:
- 5.) Stockestic processes within the mobile.

However, while a module is in the firing mode, it cannot be affected by input
packets which have agrived since the module entered the firing mode.

These rules of operation allow for modules whose behavior depends heavily on time: the current time of the module, and the time at which each input packet arrives. While this does not fit in well with the philosophy of

Contract Contract to the second of the secon

time-independent distant is well not come my posticular difficulties for the

Land March Carlotte State of the second to the second the second of the second of the second of

A gashet congression and the control of the second second

- and the second of the second o
 - A.). The pulses of the gradual arrestant at each ingut post.
 - A. She there is within such treat product and with the second

Similarly, it produces only three types of entput information:

- remoni liko fina jedin selimesira seredelirek zeroneliki erdi eskese ibi de denika a dalifa al-
 - 2.) The values of the output puckets sent from each output port.
 - 3.) The time of which each put put in sent is sent.

The output information produced by a medicin can dispend only on the input information and the simple produce dispending the module contains no gradually proposed the simple produce the module should produce the correct output information benefit at the simple at the simple and one set of choices from the sendant residence distinction, the simple at the simple and the set of choices from the sendant residence flightening information and the set of choices from the sendant residence flightening information with the same probability in the simulation of they would be in the estual contains.

rang Karang Jangkan yan sebah arab dari karang perbagian dari namberah barang menangan barang dari baran

¹ [1825] - [1] 新山村 [1][[[[[[]]]] - [[[]]] - [[[]]] - [[]] - [[]] - [[]] - [[]] - [[[]] - [

Module History

The input and output information received and sent by a module while it is operating can be formally described in terms of histories. The history of a single port is a sequence of ordered pairs:

$$h = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), \dots$$

where x_j is the data value contained in the jth data packet arriving at or being sent from the port, and t_j is the time at which it is received or sent. Since packets are sent or received one at a time, we have $t_j > t_{j+1}$, for all $j \ge 1$. We also require $t_j > 0$. This implies that no output port can produce a packet at time 8. This restriction is part of the finite delay restriction which will be discussed in Chapter 3. Furthermore, no input port can receive a packet-at time 8. Any packets present at an input port initially are considered part of the module's initial state, and not part of the input port's history.

While similar in idea, this definition of history differs from the definitions used by Petil [18] and Kahn [12] in their work with determinate systems. Their histories are sequences of data values analy and contain no time values. Histories without time values were useful for them, since determinate systems have time-independent behavior. For simulation purposes, however, the simulation of the timing is as important as the simulation of the data operations. Moreover, the time values are part of the input and output information of the module. Hence, the time values are an important part of the history.

Since an infinite number of data packets could eventually pass through a

there must be some minimum separation time 5 between any two packets.

Hence, no more than 1/5 packets can pass through the part before time 1. This implies that a history must be a countable sequence.

The distance of an imput part is designed like and the history of an entrust part of designed day. The disputibility of a module II with imput parts is in a disputible of the disputibility of a module II with imput

医皮膜多角形成形式 人名德斯尔德勒德人

The first the first to the state of the stat

Stationly, the course likely with adding the mount would you've and a second section of the second s

THE PROPERTY OF THE PROPERTY O

Just as the libraries of the input ports to a module can be combined together, the laborator of the applical lagint ports (these imper justs which seeds pursue purhase from an extended justor stated their later which the system) can be excellent thin a spelent input library.

facility of the second

where the factories are the special lands point. Similarly, the libraries of the system output years were be conflicted into a spicious emipus diletery.

On the pings . Viv. 10557 2000

It will be useful to define the relation "is an initial segment of" between two histories. Sinch a history by it a proper limital suggestion of a history by.

denoted he c ha if

$$h_1 = (x_1, t_1), (x_2, t_2), \dots, (x_f t_f),$$

and either

$$h_2 = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), (t_{j+1}, t_{j+2}), \dots, (x_m, t_m),$$

or

$$h_2 = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), (t_{j+1}, t_{j+1}), \dots$$

Then hi is an initial segment of his denoted hi E his if hi E hi or hi - hi.

These relations can be extended to module input and module output
histories as follows:

If

then HI E HI' if and only if:

The definitions for module output, system (aput, and system output histories are similar. Similarly, we can define the relation to ever module and system histories.

A final notation is to define the history up to some time t. For a single port, h(t) is a history, h', where h' contains all elements in h with time values \(\le t. \) Hence h(t) \(\sigma \) h. This idea can be extended to module histories, as well:

$$HI(t) = \langle hi_1(t), hi_2(t), \dots, hi_n(t) \rangle$$
.

Thus HI(t) E HI - HI(c).

Using the metion of histories, the operation of a packet communication architecture module can be stated precisely. If the module contains no stochastic processes, then the output history 10 and the final state S_{ρ} are functions of the input history 11 and the initial state S_{ρ} . For modules containing stochastic processes, 10 and S_{ρ} are functions of 11, S_{ρ} , and the values of the remiem variables.

Note that a module which computes a function over histories as they are defined here may not compute a function over the histories defined by Patil [18] and Eahn [12]. Since our histories include time values, modules such as arbiters and time clocks compute functions over these histories, whereas they are not functional over histories without time values.

THE SERVICE SECTION OF THE PARTY OF THE PART

Channel Operation

In a packet commission and the second state of the second states and the second states are second to an input spint second secon


then i, will have an input history

$$\mathbf{ni}_{r} = (x_{1}, t_{1}), (x_{2}, t_{2}), \dots, (x_{j}, t_{j}), \dots$$

Due to the order preservation, $t'_{j} > t'_{j-1}$. Furthermore, since values cannot be

received "before" they are sent, $t'_1 \ge t_1$.

While a communication channel cannot change the values of data packets or their ordering, it can introduce a delay between the time at which they are sent and the time at which they are received. This delay must be simulated. since it will affect the input history of the module to which it is connected. The communication channel can be simulated by one of several means. First, we can simply ignore the delay and consider hi, - ho,. This would be appropriate in cases where the delay time of the channel is much smaller than the delay time of the modules. For example, if the modules are close together and directly wired to one another, the channel delay time will be very small. Second, we can simulate a module and the channels connected to its output ports as a single unit. Conceptually we can view this as extending the boundaries of a module if to include its output channels, as shown in Figure 2.1. The output ports of this extended module H' are wired directly to the input ports of other modules. This solution is appropriate if the channels connected to a module operate independently of other channels in the system, such as channels which are implemented as REO buffer units. Finally, the most general approach would be to simulate the channels as if they were packet communication architecture modules. This approach would be required if the channels do not operate independently of one another. For example, if packets are sent from one module to another over a network, such as the ARPA network [15], the delay time could depend on the total number of packets being sent over the network. In this case we would simulate the ARPA network as a



Pigure 2.1 - Britanthig Middelto Brindary to Subate the Delpet Chambels.

pochot bringsunderlieben virthille virthille virthille virthille.

1. 18 1. 18

For the remaining of this those, it will be assumed that the system to be almost that the system to be almost that the system to be almost that the system to by any today the analysis of almost the same that the system to be appeared in the system of the same that the same that the system of the same that the

Time Independent Simulation of a Module

The idea of a history leads quite asteredly to a means of representing time in the simulation. The time at which a pechet is sent from an output port can be considered part of its value, rather than an implicit property. Thus, the value of a pechet is a pair (x,t), where x is its data value, and t is its time value. By explicitly providing this time information in each packet, a

simulation processor can simulate the operation of a module without any real-time constraints.

For example, suppose we wish to simulate a DIVIDE module as shown in Figure 2.2. If the simulation processor receives the packets, (x, 18) and (y, 28), on its input ports, then it will simulate the firing of the module at time 28, and, since the delay time of the module is 5, produce output packets $(x_{(mod\ y)}, 25)$ and (x/y, 25). The simulation is not required to operate at a particular speed, since the actual time at which the output packets are sent during the simulation is not important.




Figure 2.2 - Example of Simulation Module Operation.

With this means of simulating the timing, the output of the simulation of a module is the entire output history of the ectual module. This can be described formally by defining simulation histories. For any port in the simulation, the simulation history is the sequence of packets passing through the port:

where $\theta < t_j < t_{g} < \dots < t_{g} < \dots$. If the simulation correctly simulates a port, then he - h, where h is the history of the assessmenting part in the actual system.

Simulation biologica can be defined for mobules, ton. The input simulation history of a mobule is an a-taple

HEI - chai, haig..., hai, ,

and the entent simulation history is an el-tuple

Signer of Francisco

160 - heap.

The system input electrical history \$1 and the system output simulation history \$6 are defined in a civiler facility. Furthernor, the relations \$ and C are defined over simulation histories in the same measure as they are over actual histories.

The pagninuments for the correct election of a module can be precisely defined in terms of histories for modules with non-stephentic behavior:

Suppose as actual module produces an output history HO and finishes in a finel state S, when it is started in some initial state S, and produce as imput history HI... Then the simulation of this module must produce a simulation history HSO, such that HSO - HO, and N until This is S, which it is shirted in this S, presented with a classificate history HSO: " HI made these motable that no more input packate will be succived.

The requirement that the simulation be notified when the last packet has been remived to named to prevent the simulation from height up, weiting for packets which will never extine. This will be discussed later in this chapter.

Light to the first the state of the state of

Without any constraints on the times at which imput peckets arrive at the

input ports of the modules in the simulation, there is no guarantee that the relative orderings of peckets on different input ports will be preserved. This can leed to a problem of premature firing, in which the firing of a module at some time time is simulated before all input peckets with time \(\leq \text{time} \) time \(\leq \text{time} \) have arrived. For example, if an arbiter in the simulation receives a packet (x,18) on one input port, it might simulate the firing at time time time and (assuming it has a delay time of 2) send the packet (x,12) from its output port. Suppose now, though, that a packet (y,5) is received on its other input port. The arbiter has fired prematurely and the simulation cannot proceed properly.

To prevent this problem of premature fixing, the fixing of a module at time time that must not be simulated until the entire input simulation history HSI (t/tre) has been received. The only way the simulation can know it has received had, (t/tre) on input port to if it receives a pathet with time value > t/tre on that input pert. Thus if the simulation stores the time value of the most recently received perfect on each input port to, denoted tiers, then the firing of a module at time they can be simulated if t/tre s into (t/test).

ana d**am**an a kala**kh**û rû

The simulation of a module proceeds as follows:

1.) Determine whether the module can fire at some time time $tfire \le \frac{1}{150.5}$ (tlast) based on the data and time values of those packets at the input parts with time within a spire, the current state of the module $S_{\mu\nu}$, and the outcome of simulations of any stochastic processes.

THE BELL LOOK TO BE SELECTED IN

- 2.) If the module can fire, then simulate the firing of the module as follows:
 - a). Remove the proper input packets from each input port.

Only packets with time value & tftre can be removed.

b). Calculate the suspet data values and the output times.
These calculations can demand only at input photons with
time values & tyre. Furthermore, all output times must be
greater than the.

- c). Bund the welput published this games output posts.
- All Colorators this new states the province of the same of the sam
- there is a second with the second of the sec

THE PARTY OF THE PROPERTY OF THE PARTY OF TH Assuming the simulation will produce the proper output packets each time the time the series with the series of the s it simulates the firms of a module, the output of the simulation will always be an initial segment of the sectors history of the estant motule, that is MSO E HO. However, due to the requirement that there is the taket, it is possible she the simulation of a mobile to hear up by writing for packets which will never errive. Suppose, for execute, that an arbiter in the simulation receives a purket (x, 18) on input port 3 but her resulved up pulsus with time greater than 5 on input port 2. That tiers is 5 to 1/100 a 16, better the diring to the module cannot be simulated. If an appropriate one our months an imput port E, the firing of the medule at time 18 will never be simulated, even though the and the grand and the second of the analytic court will module is qualitie. The simulation must be notified somehow, when the last packet has been must be each input part in that day remaining input packets Contract to because (assert can be precused supporting. With this notification the sentent of the simulation THE PARTY OF THE P will be the output history of the estud motule, in other woods HSO - HO.

The first the first part of the factors was a section where the first is

Conclusion

By including the simulation time in each data packet, the operation of a module can be properly simulated without any real-time constraints. Although this requires each simulation processor to compute time values as well as data values, it enables us to simulate a wide variety of packet communication exchitecture systems with complete accuracy.

Chapter 8 : A section of the section

Introduction - The Advisor of the Control of the Co

communication analytestance systems were dissensed. If, it as attempt to simulate the entire system, these module simulations were connected together, the simulation would meet likely deciliarly. This deciliarly results when the modules in the simulation are weiting for pechets from each other, but none can be fired until one of them produces more output pechets. Unlike deadlocks which might occur in the actual system, which should be simulated, this form of deadlock, called heaging up, prevents the simulation from fully simulating the activities of the actual system.

For example, the simulation program for the arbiter in Figure 3.1 has received a packet with time 3 on input part 2, but nothing on input port 1. Hence start = 8 < 1600 = 3, and the fixing of the arbiter cannot be simulated. However, no packet will over be received on the other input port until the adder module fixes, but this will not began until the arbiter fixes. The simulation has keng up. The actual system would not have deadlocked under those circumstances, though. The arbiter would have fixed and sent the packet (9) at time 5 to the adder, which would have fixed at time 18, and so on. The simulation has examit species at an earlier time than the actual system would have. A pagest simulation would reach the same state that the actual system would have. A pagest simulation would reach the same state that the actual system would have. Additional coordination between the processors is needed to

prevent the simulation from hanging up.




Figure 3.1 - Simulation which has "Bong Up."

In this chapter, a means of providing this coordination will be presented which preserves the principles of pecket communication architecture, including: autonomy of modules, communication by peckets, and time-independence. One further feature of this coordination method is that all accordination information is sent along the same paths as the data peckets are. There is no need for additional communication links between propagators.

For each module to be simulated, a simulation processor must perform two types of operations module activity simulation, and coordination. These operations together comprise the activities of a process called the simulation module. If the simulation is itself to be a packet communication architecture system, each simulation module must be a packet communication architecture module. This means that the simulation modules can be viewed as autonomous processes, even if several of these processes are executed by one simulation

electronic de la company de la la la company de la la company de la comp

white is a restaura

an entire entire entire entire entire entire entire entire entre entire entre entre entre entre entre entre en

processor.

Coordination Algorithm

The simulation hongs up when the simulation modules fall to communicate their status to each other but instead whit peoplety for other simulation modules to take action. Instead, the simulation modules could send status information to such either in the form of time puchets of the form (?), where ? is a time value. These particle one and shang the narmal communication links between simulation modules. When a simulation module sends a time packet (?) from an output port, this distinction that he puckets with these values.

At any point in the specialist has a mobile to be the wait made, if there is no voltage of plant and a security that before or in their had. If the modelle has a minimum delay their lady burness thing and possibility the retired parties are possible, then the standard output packets, then the minimum temps that they prove by the federals.

tout - tout + delay

in (steet,) + delay.

and a former of the

The simulation module connect produce more output data packets with time values less than or equal to sent, house time packets (sent) can be sent from all output ports which have not already produced packets with time values greater than or equal to sent. Furthermore, if the fixing of a module at some time if the samulated, but no data packets are sent from an output port of them a time packet (girondoles) can be sent from of, since any future data packets from this

output port will have time values greater than tire + delay.

As long as all time and date peckets are sent from each output port of a simulation module with strictly increasing time values, and the communication elector of the exist of real rections of animales. links between the simulation moduler process the existing of the packets, the The state of the s value of tiest, for an imput port is still the last time value received on that input port, either as period's date puchet of and time picket. No new packets United wat to make the total can be received at an input post with time witness than or equal to tlast,. and the second of the second o if the values of delay are greater than now for all simulation modules, then as a LO SECTION SECTION SECTION SECTIONS result of these quadination estivities, the absolution modules will send added the second second second increasingly larger time values to one another, until one of the simulation District the making states of the time modules is able to simulate the firing of its module thereby avoiding deedlocks.

CANAS EL PARTE E ADMINISTRA

has received a data methat with time value 3 an inquit gort 8 and has received nothing on input port 1. The arbiter cannot gentially fire before time twin - min(tlast₁, tlast₂) - min(8,3) - 8. Hence it cannot gentially any output packets with time value less than or equal to twin + delay - 8+2 - 2. Therefore it can send a time peaket (2) to input port 1 of the adder's simulation module which in turn would update tlast₁ to 2. The adder cannot possibly fire before time twin - min(2,18) and therefore cannot produce any output data packets with time values less than or equal to twin + delay - 2+2 - 4. Therefore a time pecket (4) can be sent back to the arbiter's simulation module which would then set tlast₂ - 4, and, since after a 3 < min(tlast₂, tlast₂) - min(4,3), the firing of the arbiter module would be simulated.

The operation of a simulation module can be stated as follows:

- 1.) Each time a time or data packet is received on input port i_R , update tlast,
- 2.) Determine whether the module can be safely fired. That is, whether the conditions are sufficient for the module to fire at some time time, where

tfire s win (that).

- a.) If the module can be safely fired, then simulate the operation of the module on those input packets with time values \leq thre and produce the output data packets. For each output port o_j from which data packets are sent, update the value of tlast-out, which is the time value of the most recently sent output packet from o_j . For each output port o_j for which tlast-out, < three + delay, send a time packet (three + delay) from o_j and update tlast-out.
- b.) If the module cannot be safely fired then compute tout, where

tout = tmin + delay,

and send a time packet (tout) from each output port o for which tout > tlast-out j. Then update the value of tlast-out j for each of these output ports. The value of delay must be greater than zero but cannot be greater than the minimum time required for the module to produce an output packet after firing.

3.) Return to step 1.

These coordination operations are quite simple, especially since time packets are produced primarily when the simulation module is otherwise inactive. The simulation module must store the value of tlast, for each input port, and tlast-out, for each output port. However, no storage for time packets is required, since they are not needed once the values of tlast, have been updated.

Furthermore, the simulation requires some means of determining when the system input ports have received their final data packets. For instance, in the

A CONTRACTOR OF THE PROPERTY O

example shown in Figure 3.1, the firing of the arbiter at time 3 would be simulated and the peaket (9,5) would be sent to the adder's simulation module, as shown in Figure 3.2.

(x, 18) de lay=2 2 de lay=2

Pigure 3.3 - Simulation Requising Packets in System Inche Ports.

The numbers alongside the input ports represent the values of tlast for the ports.

Suppose that no more packets are received at input port 2 of the arbiter (this is a system input port.) Then the edder module will be enabled to fire at time iftre - new (5,18) - 18, but the simulation module cannot simulate this fixing, since tlast₂ = 5 < iftre - 18. Instead, a time packet with value nin (5,18) + 2 will be sent to the arbiter's simulation module. This simulation module will compute tout - nin (7,3) + 2 = 5, hence no time packet will be sent. Once again, the simulation has hung up. The simulation module for the arbiter is still expecting data packets on input port 2, but none will ever arrive. In order for a simulation to complete all operations up to some time ifinal time packets with value 2 ifinal must be sent to all system input ports after the last date packets have been sent. If we want to simulate the entire apparation of the system,

time packets with value or must be mut to all system input ports, where co is greater than any other time value. This can lead to a nonterminating simulation in which the elemention modules here anding time packets to one enother indefinitely, even though no modules will over he enotice to fire again.

A means of terminating the elementation will be grantable in Chapter 4.

in our example, we want to complete all operations with time < 18. If a time pecket (18) is sent to the arbiter's simulation module, it would compute tout - min(7,18) + 2 - 3 and send this value to the arbiter. The adder still cannot be fired entely, but a time pecket with value min(9,18) + 2 - 11 would be sent back to the arbiter's simulation module which in turn would send back a time pecket with value win(1,18) + 2 - 12 min(test₁, tlest₂) - min(12,18), and the firing of the adder at time 16 could be simulated.

With the solithin of this pushes, the simulative histories contain more than just dell pushes. When comparing simulation histories to actual histories, however, only the diffe position are of interest. The function data is applied to simulation histories in grain the sequence of this pushes (factualing their time values) contained in a simulation bistory. For images, if

les - (c, 17, (87, fy, 30), (c, 35), (100),

then

detelbs) = (k,1), (9,30), (z,35).

na the grant of the contract o

The function date can be egitted to module statement histories and system

CONTRACTOR OF THE PARTY.

Features of the Coordination Algorithm The Name of the 12 th 12

The second second second

This coordination algorithm preserves the philosophies of packet communication architecture design. All coordination information is passed atari girijanijanin Jajalusi. TOTAL THE SECOND between simulation modules in the form of time packets. There are no time erak jali selari bilan ilah dalam belah ilai biraki ila a**jektak dalam bak lak bi**rik dalam berakan b constraints on the simulation modules, and the simulation modules can operate and the second of the second independently. Furthermore, the coordination operations for each module are and departured and the late to be with the black of the country of very simple. Each simulation module performs identical coordination operations, After the stay of the section of the section of the section of the section of which allows uniformity in the simulation programs.

One further funture is that a simulation had no stade time suckets only to those almulation modules to which it also state detainments, and there time pechets are test over the formed data paths. This not easy hoops the number of input and output ports to a simulation module similar is aliminates the mood to synchronize the coordination information with the data information. If, on the other hand, time packets were sent along some other communication, links, special measures would be required to prevent a time pecket from arriving at an input port before a data packet having an earlier time value does. By sending time peckets slong the normal communication links we use the first-in, first-out property of these links to ensure the proper sequencing of time and HATMAN ! WAS A data peckets.

Efficiency of Coordination

This coordination algorithm is rather inefficient in two respects. First, a till kan om skall skele medde ed bok i boller halled befor falled i bok er blak large number of time peckets must be sent to keep the simulation coordinated. In the example of Pigures 3.1 and Side with at mountaining partiets were

terri eti tiyyedi. 1907, ilməni İquit (2000) İlmən 1997 - 1997-yazılırını gyülüşti İtaliy **ka**şılı bağı başlır səm eyte

gaage at a joodelijkele eeste transmitted so that the arbiter and the adder could each fire once. This causes i de la companya del companya de la both a delay in the simulation and a heavy look on the communication channels between simulation modules. For larger simulations, the number of time and the state of t packets would be everwhelming. Second, this method does not allow all and the first the control of the con possible concurrency in the simulation. For example, the two modules shown indiana ida a fili - Indiana arawa, athe constitue ida a specie para fili in Figure 3.3 could potentially be simulated at the same time. The adder will and the State and the state of not fire until time 18 and hence cannot produce a packet with time < 12. pagasar or configirents and as total configs and for sites Therefore, the firing of the arbiter at time 11 could be simulated at the same time as the string of the chiese With the greatination elevelthm described, however, the simulation makels for the arbiter vessil section a time packet with value windially 2 - 7 and house the arbiter sensit not be almulated until efter the edder has been electioned. This look-of concernously compromises the efficiency of the simulation, since the comme the simulation processes to with the common that the second constitution is a second constitution of the constitut

(u,18) de lay-2 (z,11)

The college of the contract of

Figure S.S - Medules which can be Simulated Concurrently.

This imelliciancy small the potential ances are guers made of the executic properties of the modules being simulated. With the coordination algorithm

described only two properties are assumed about the modules to be simulated: they will not produce any output packets while in the wait mode, and for each module there is some minimum delay time delay between when it fires and when it produces the first output packets. This, of course, makes the coordination procedures very simple, but it creates the two inefficiencies mentioned above. If, on the other hand, we make use of the fact that an ADD module cannot fire without first receiving data packets on both input ports, then for the example in Figure 3.1, the earliest possible time for it to produce an output packet could be calculated as

tout = max (tlest , tlest) + 2

- mex(8,18) + 2 - 12.

The time packet (12) could be sent to the arbiter's simulation module which would then fire the arbiter at time 3 and send the packet (9,5) to the edder's simulation module. Furthermore, an ADD module can only absorb one data packet at a time from each input port, hence the firing of the module at time 18 could be simulated even though tlast, = 5 < tfire = 18. By making use of these two particular properties of ADD modules, only one time packet would be transmitted in the simulation, as opposed to the original seven.

Of course, there is a trade-off between the complexity of the coordination procedures within each simulation module, and the efficiency of the coordination. In the most extreme case, each simulation module could simulate the entire system internally to determine whether a particular module can be safely fired. This would certainly minimize the amount of coordination

complex. In Chapter 5, several actinements to the proposed coordination method will be described. The samplests will be on refinements which do not increase the complexity much but do increase the afficiency significantly.

Correctness of the Ageston Simulation

The combination of the module activity simulation and the coordination operations for each module will guarantee that when the simulation modules are interconnected, they will accussely model the activities of the actual system.

A proof of this is generated in Appendix 1 and will be described briefly here.

The proof applies only to modules whose output history and final state are functions of the inject history and initial state. The module cannot contain any stochastic processes. Mostorer, for a particular set of choices of random variables, the output history and final state of a module will always be functions of its initial state and input history, in which case the proof will apply. If the stackastic processes are similated in such a way that the random variables are chosen with the same probability as they would be in the actual system, the similation will mach statistic processes.

To formally describe the operations of the actual modules and the simulations of these modules, six requirements are specified; three for the actual modules and three for the simulations of these modules.

For the actual modules, the requirements ere:

1.) Functionality of Output: The output history and final state of a

A STATE OF THE STA

module depends only on the initial state of the module and the input history.

- 2.) Monotonicity of Output: The output of a module at time I cannot be affected by input received after time I.
- 3.) Finite Delay: The output of a module at time ! cannot be affected by input received at time !. In other words, these must be a finite delay between the receipt of an input pecket and the production of an output packet which depends on this input packet.

If a module esticies all three of these popularements, then the output history of the module up to and including time t is a function of the initial state and the input history up to but not including time t.

These three requirements for the modules to be attended are not very restrictive. The memotenicity of output requirement simply limplies that a module cannot look into the future and predict what input well-arrive, nor can it retract or alter my suspent packets ease they have been sent out. The finite delay requirement states that a module cannot react instantaneously to an input pecket. This is type for any physically-residence andule. The functionality of entput requirement implies that the module cannot reach receive any input information other than the initial state and peckets arriving at the input ports. Furthermore, the medule senant contein any supplements processes, unless we consider the operation of the medule for a particular shoigs of genders graviables.

For the simulation of each module the requirements are:

1. Correct Modele Simulation: The simulation of a module must produce the same data packets with the same time values as the actual module would for the same input conditions. That is, suppose the simulation of a module produces a simulation history MSD when it starts in initial state S_{θ} and receives an input simulation history MSI where all of the data and time geologic activing at each input part hour ministir increasing time

Santa Carago Santago de Calendar de la contractiva de la compania de la compania de la compania de la compania

values. Let

tfinal = win (tlast k)

of ter the input simulation history Milisput hum sensived. That is, the is the smallest of all the Manistane reliant successful by the input ports of the simulation module. Then

where H0 is the output his by a large estant protein when it starts in the same initial state S₂ and receives the input history HI - deta(HSI). Purthesenate, M. Sjant we full heats Constant the Since module receive time packets with value o), then the final state S₂ of the simulation of the module with by the same as the final state S₂ of the simulation of the

- 2.) Correct Ordering of Output: Packetic If the packets arriving of each input part of a module in the electron new strictly increasing time values, then the output packets sent from each output port of the module in the simulation will describe about the electron water.
- S.) Correct Communities: If we simulation module Decrives in Input simulation history HSI then if give win (tlast,), eventually a time or date spitched sugar value value processible spins believe to the contract of the simulation module, unless gives w, in which case time particular solder discontinuous particular spins of the corresponding actual markets over terminates.

The Strat stop in the consistence possible have been developed will refine the Chronical Consistence and requirements for the minuteston modelles. Since it is proved that for any characteristic modelles modelles modelles included include the following the will accurately model the actual system. This is stated in following theorem:

A STATE OF THE STA

AND THE PROPERTY OF THE PROPER

tere**Suggetor architectura anno alla distributio, propriettan** a septial est distribution and septial est distribution and selection architecture and selection and select

doley, and functionality of output requirements.

- 2.) The simulation of each module satisfies the correct module simulation, correct ordering of satisfies pickets, due correct condition assurements.
- 3.) All communication links between simulation modifies operate properly, so that if input port is connected to output port s, then hale hao.
- 4.) The simulation receives a system these latter history SI, and the sequence of time values received at each system input port is strictly increasing.

Let

after the system input minutation history SI has been received, where ig.ip....ig are the system input ports. Then the simulation module for any module Mysim the system will produce a midule vulper shifulation history MSO, such that

deta(HSO ((final)) = HO ((final),

where HO, would be the output history of the corresponding module in the actual system under the full wing could be a set of the corresponding module in the

1.) All modules in the actual system are started in the same initial state as the corresponding simulation modules.

and the state of t

HERVINE STREET, WE SELECT THE POLICE

The second of th

2.) The actual system receives the system input history I where I - details?

Furthermore, if tfinel - w, the final state of each simulation module which terminates will equal the final state of the corresponding module in the actual system.

The theorem is proved by induction on the sequence of time values

where $t_0 = 8$, and

and each time value t_l , l > 8, is contained in some actual or simulation history for the system. That is, t_l is contained in one of the following histories: I, the system input history to the actual system, $H0_l$, the output history of some

module M_s, SI, the system input simulation history, or H50, the output simulation history of some module M_p.

The induction hypothesis is as follows: For each $t_1 \leq t_2, t_2, \ldots, t_\ell, \ldots$ such that $t_1 \leq t_1$ and

- a.) data(HSO_f(r_l)) = HO_f(r_l), for all modules H_f, and
- b.) Either t_i = 00, or for my output port o_p:

and the state of t

CONTRACTOR DISTURBANCE OF CO

In other words, act only will the simulation assurably model the stress system up to and including time (), but in addition the coordination operations will cause each simulation module waiting for an input people with time values greater than () from all of its output ports. Thus, the simulation cannot have up then to a simulation module waiting for an input people with time value s (), as long as () s (final. Therefore, by induction, the simulation will accurately model the actual system up through time (final,

Conclusion

By incorporating some relatively simple operation operations in the simulation model the actual system, while preserving the properties of a packet communication exchitecture system. As a result, however, the simulation might fall to terminate even if the actual system terminates, and the simulation will be rather inefficient. These two difficulties will be fault with in the next two chapters.

THE REPORT OF THE PROPERTY OF

1986年1月19日 - 1888年 1988年 1988年 1888年 1

and the second s

Chapter 4

Termination of the Simulation

Introduction

Due to the decentralized and time-independent nature of the simulation and coordination operations, there are conditions for which the actual system will eventually cease all operation, but the simulation will continue indefinitely. The simulation modules can keep sending time methods with increasingly larger time values to each other long after all module activity simulations have been completed.

of the arbites) has received a time pecket with value on and the simulation module for the switch has produced a data pecket (x, 97). As can clearly be seen, all data operations by modules in the system have been completed. The simulation, however, will keep going. The arbiter will send a time pecket with value minifes, with value 181+2 - 183 to the switch, which will send a time pecket with value 183+1 - 184 to the next operator. This operator, in turn, will send a time pecket with value 183+1 - 184 to the next operator. This operator, in turn, will send a time pecket with value 183+1 - 184 to the next operator. This operator, in turn, will send a time pecket with value 183+1 - 184 to the next operator. This operator, in arbiter's simulation module will start this cycle care.

In this chapter, termination operations which can be incorporated in the

the court for the second of the second of charges and topically enter the second second of the




Figure 4.1 - Nonterminating Simulation.

The circles represent that packets; the first represent data packets; and the numbers alongside input parts represent the values of tlast for the input ports.

that the simulation will eventually terminate if the principle system does, while preserving both the correctness of the simulation and the principles of pecket communication exchitecture. Furthermore, as with the complication, all control information is sent between simulation modules slong the normal data paths. No special hardware is negative for permination, only elditions to the simulation programs. The last part of this ghapter describes a paper of correctness for the termination operations. The full proof is included, in Appendix 2.

If there were some mains of starditaneously observing all simulation modules and all Considerate that the starditaneously observing all simulation modules and all Considerate that the starditaneously observing it could be determined when the stardstaneously has completed all data operations and can be affaly assumed once it reaches a point where all system input parts have received these projects with value or, no modules have sufficient data packets to fire, and there are no data packets in

transit between the simulation modules. This omniscient observer, however, would not be in keeping with the philosophies of pecket communication architecture design. For our simulation, the simulation modules must send control information to each other to determine whether the termination conditions are satisfied. Furthermore, these termination operations must be time-independent.

Most of the standard methods of determining whether a system is active, such as time-outs, or waiting for a maximum count on the number of time packets will not work for this simulation. There are, however, special features of pecket communication architecture modules which can be taken advantage of.

Transfer (1960) in the first transfer of the second second second second second second second second second se

Connectivity Classes

A module M_2 can only receive input information in the form of packets arriving at its input ports. Hence if there is no path from module M_1 to M_2 , then the activities of M_1 cannot affect those of M_2 . To make use of this idea, the meaning of path must be defined more formally. First, a module M_1 "is connected to" a module M_2 denoted $M_1 \rightarrow M_2$, if an output port of module M_1 is connected to an input port of M_2 . There is a path from a module M_1 to a module M_2 , denoted $M_1 \rightarrow M_2$, if there exists a sequence

$$\mathbf{H}_1, \mathbf{H}_q, \mathbf{H}_b, \dots, \mathbf{H}_p, \mathbf{H}_2,$$

such that

$$\mathbf{H}_1 \to \mathbf{H}_2 \to \mathbf{H}_3 \to \dots \to \mathbf{H}_2 \to \mathbf{H}_2.$$

All communication with a module is in the form of data packets travelling along data channels. Hence if there is no geth from \$1 to \$2, then there is no

THE CANADA SHEET WITH ARREST BARRIES OF THE COURSE

way for R, to send information to R, either discolly or indirectly.


The difficulties in teastrates the description of the section of t

RESERVED VALUE OF COMMENT

By -> By and By -> By.

An example of a system stretch tate the communityty chance is shown in Figure

The relation of our to execute the confidence where Co of Cy or and



Pleare 4.3 - System Bivided into Connectivity Classes.

- System Strided into Connectivity Classes.

only if $H_i \to H_j$ for annual $H_i \in G_j$. In fact if $H_i \to H_j$ for any $H_i \in G_i$, then $G_i \to G_j$. Moreover, if $G_i \to G_j$ then $G_j \to G_i$, or also they would not be expected equivalence elemen. Thus, if $G_i \to G_j$, then the modules in G_i are not element in any only by the modules $H_i \in G_j$. We one terminate the modules in G_i existent expecting about the modules in G_i .

Using the properties of sensestivity planes, the conditions for terminating a connectivity class C_j and be shoot. When all of these conditions we satisfied, the simulation modules in the class one satisfied.

- 14.) All apotent input parts related one input parts to mainles in C, have recoloud time perhaps with with the
- 1h.) All elegant Co much that Co Co have been topunty-stud.
- 2.) He module H, e C, has sufficient date pastiets in fibe.
- 3.) Mone of the channels connected to input points of the simulation medicine to E, quality, data postule.

If there were some disease of defeating unber a summericity close could be terminated, then all elementation modules in the close sould send out time periods (as) from all of their content parts. In this case, seemination modificant in.) and th.) would be identical, from a contentwity close general price of view. That is, an imput part is to a module if, a G, module general from one of three sources a source assessed to the spittal, a smalle if, a G, where C; is C;, or a module if, a G, is the flest case, is in a quality input part and homes would receive a time packet with value or. In the second case, the imput part is would receive a time packet with value or case the seconditivity class G, has been terminated. Cambidges (a) and th.) and then any therefore to restricted on

1.) Time packets with value ∞ have been received on all those input ports of modules in the class.

No special communication other than time packets is needed between connectivity classes or with the external world for termination. All that is needed to terminate the simulation of a system is some means of detecting when the modules in each class can be terminated.

Marrie de la completa de la la completa del completa de la completa de la completa del completa de la completa del la completa del la completa de la completa de la completa de la completa de la completa de la completa de la completa de la completa de la completa del la completa de la completa de la completa de la completa de la completa del la co

If a class C, contains only a single module N, then this module either is not contained in any cycle in the system, i.e. N, → N, or it is part of a self-loop, in which there is a channel connecting an output port of the module to an input port of the module, so that N, → N. In the first case, the normal coordination operations of the simulation module are sufficient for termination. Since no input ports to the module are connected to output ports of modules in the class, time packets with value o will eventually be received on all input ports of the module. The firing of the module at any time s o will then be simulated. Then, since test - o, time packets (o) will be sent from all output ports, and the simulation processor can terminate the simulation of this module. Thus, no special termination procedures are required for modules which are not part of a cycle in the system.

For modules which are part of a self-loop and for connectivity classes with more than one module, however, the normal coordination operations are not sufficient for terminating the module matching. For example, the modules in Figure 4.1 are all in the same connectivity class and therefore would not terminate. These input parts which are emissioned to output parts of

modules in the class will power works Appendix with value o without special termination procedure.

The same of the same and the contraction of the same

Termination Algorithm for Connectivity Classes Containing

A moons of incorposating terminotics questions into the simulation module for each module in a connectivity class C_1 will now be given. a election regulars to changes in the topology of the system. There is no need to edd more medicine or communication links to the system. Unlike The state of the second formation in the state of the second seco me are not identical for each lane, the turningthe oper simulation module. Plant, one of the modules in the class is designated as the termination control medite, depoted I, for the class. Any of the modules in the class can be character for this rain. The distriction module for this module to the tests for congleties of all operations by the modules in the class. But, for each module in the class other than T, one of the output parts of the molecul most to soluted as the signal output port of the module. These signal cutyat perto must be educated in such a way that if we look only at the modules in the class, there is a pub from every module to T THE ROYAL SECTION OF THE SECTION OF following only channels connected to the sign of suspect ports of the modules. Pinelly, for each module in the close, we must determine which input and output perts on assessed to output and japut seets of other modules in the clear. The set of all leget posts of \$1, moles meeting periods from modules in the elect to deagled from close . Mouttesty, the est of entrest parts of H, which mad peckets to either matrice in the elect is depoted to clear

The termination operations for the simulation module of the termination control module T are as follows:

- 1.) Perform normal simulation and coordination activities until every input port which is not in from_class₇ has received a time packet with value ∞ .
- 2.) When there is no way for the module to fire without receiving more data packets, send test packets (test.+) from all output ports in to_class_r.
- 3.) Wait until K test packets have been received on the input ports, where

$$K = 1 + \sum_{i \in C_i} (|to_class_i| - 1).$$

In this equation, $|to_class_{\xi}|$, is the number of output ports of module M_{ξ} which are connected to input ports of other modules in the class.

- 4.) If any data or time packets are received while waiting for the test packets, continue with the simulation and coordination operations for the module.
- 5.) Determine the validity of the test as follows:
 - a.) If all K test packets have value test.+, and no data packets were received while waiting for the test packets, then send time packets (∞) from all output ports of the module.
 - b.) If at least one of the returning test packets has value test.— or a data packet was received while waiting for the test packets, then send packets (reset) from all output ports in to_class, wait for K (reset) packets to return, and go to step 1.
- 6.) Once time packets (∞) have been received on all input ports of the simulation module, terminate the simulation of the module.

For every other module M_j in the class, the termination operations for the simulation module are as follows:

1.) Perform normal simulation and coordination operations until a

e de referencia de la compania de l Como portado de la compania de la compania de la compania de la compania de la compania de la compania de la c

BONG MELTER

2.) Where the first out purious is resolved, continue simulating the module small oil, from purious publish amounts in (from sless, have resolved their pulles model reliance, and the charge an fire. Then, if the test purious are not sufficient, fundamentally in fire. Then, if the test pushed has value tout, and are dute puckets have been produced purious from products from a sufficient purious from a sufficient purious from all output purious in the contents of the sufficient purious in the sufficient purious from all output purious in tourists.

Dobre Mr. thousands suchings may more elementer data packets, then continue the describers and coordinates operations before.

- 4.) Any time making test, paper merion, if the packet has value test. ., and no date pushed have been received almos the previous test reading the first part of the signal cutter of the signal cutter of the signal cutter of the signal cutters.
- S.) When the first (reset) pushed is montred on an input port, while Supply Sup
- (c) When a time period too to prosped on only input port in the feet of the period of
- 7.) Come these pusheds with value or lined been received on all toward posts to the module, terretain for simpleties of the module.

Donney the second of the form of the problem of the problem of the problem of the problem of the form

TO THE STATE OF TH

port. Hence, a total of K test packets will be created. The values of these test packets will be test. any if no form of data activity is found anywhere in the class. Because of the way in which the signal output ports are chosen, all K test packets will be funneled back to T which can then check the test results.

Features of the Termination Operations

This termination algorithm preserves most of the desirable properties of the coordination algorithm. In particular, the similation modules still fulfill the requirements for a packet communication architecture system. Although one module in each class is denoted as a termination control module, its only function is to initiate and collect information about each test. This module has no ability to monitor other modules or exercise any active control. Hence, the simulation modules are still autonomous. Furthermore, all communication is by packets, and the operations do not depend on any timing restrictions.

As with the coordination algorithm, all termination control information is sent over the normal data channels. This avoids the problem of monitoring the communication links between simulation modules. Instead, the first-in, first-out property of these links ensures that no data packets will be overlooked while they are travelling between simulation modules. No special hardware is required for termination operations, only stiditions to the simulation modules.

One undesirable feature of these termination operations is their dependence on the overall structure of the system to be simulated. Whereas the simulation

NOT THE WORLD TO SERVE AND THE WAR TO SERVE AND THE SERVE AND THE SERVE AND THE SERVE AND THE SERVE AND THE SERVE

the constitution of a model depend only on the model in the system.

This was a second of the constitution

Billioner of the Transmiss Operation

The state of the s

class, and all modules at some time have ceased data operations. Thus the second test cannot be initiated until the first termination requirement for the class is satisfied. Each successive test cannot be initiated until the previous one has completed. This not only simplifies the termination operations, it limits the frequency with which tests can be initiated.

Correctness of the Termination Operations

The addition of the termination operations to the simulation modules will not interfere with the simulation of the system, but they will cause the simulation to terminate if the actual system done. This is stated in the following theorem.

Theorem 2. Correctness of Termination

a.) Suppose a simulation is performed in which the modules to be simulated obey the three requirements: functionality of output, monetonicity of output, and finite delay, and the simulation and constitution operation, correct ordering of output packets, and correct execultration, the language of output packets, and correct execultration, and correct execultration, and correct execultration, and correct execultration, and correct execultration, and correct execultration, and correct execultration operations of a simulation module cannot cause time packets (e) to be sent out by the simulation module unless.

AND THE RESERVE OF THE PROPERTY OF THE PROPERT

Then the addition of termination operations to the simulation modules as described in Chapter 3 will not cause any of these requirements to be violated.

b.) If the actual system over reaches a state in which no modules in the system will over enter the firing mode unless made puckets are received on the system input ports, then every simulation module in the simulation of this system will eventually probable time publish with value to on all output ports, if all system input ports in the simulation receive time packets with value ∞ .

The proof of this theorem is included in Appendix 2 and will be described here briefly. The termination operations for different connectivity classess are

TO CONTROL WILLIAM

separate, hence we need only yeave that the eperations are correct for each The state of the s class. Moreover, show the termination operations are designed not to interfere with the normal simulation and coordination operations, the only possible The property was a second for the contract of adverse effect of the termination operations is to terminate the simulation too The state of the second state of the second soon. Thus, proving the first part of the theorem involves proving that the simulation modules in a class will not tenning to the class succeds, and that a test will amount maint if the tensitiention distribute for the class are actisfied. In other woods, if the bisumination outtrol module T sends out (test.+) pachets, then all-K-seturning but pichets; will have value tout.+ only if the termination conditions are satisfied. Proving that a test of a class will not everlesh some simulation module which is not yet ready to techninete THE WEST OF THE STREET constitutes the most difficult part of the entire proof of correctness.

To grove the second part of the theorem. It must direct be shown that a The Late of the Control of the Contr test of the class and a subsequent test will eventually be consisted, walcor the and the state of the state of the same of termination conditions for the class are never satisfied. In other words, any time the termination control module sends get test or result pechets, it will A CONTRACTOR OF MARCHINES TO SEE TO SEE THE SECOND THE SECOND SEC eventually receive K test or reset packets, unless some simulation module M. The state of the s never receives a time perhet (a) on appet pert relich to not in fere was the total from closs, or some actual module game ladelludging. Thus, once the The second of the second of the second of the second of the second of the second of the second of the second of termination conditions for the class are satisfied, any previous test or reset to the first of the second second second second second second second second second second second second second operations will be completed, and a new test will be initiated. Parthermore, make at the property of the state of the state of the result operations must excee all medules in the clear to receive at least one TOTAL TENEDONE PROPERTY OF THE STATE OF THE (recet) puthat below the new test posteds are received. Sincily, it must be

Order of Magnet 1990 and Artist State of the

shown that a test will suceed, once the termination conditions are satisfied.

Conclusion

The relatively simple coordination operations of Chapter 3, which are designed to keep the simulation from deadlocking, created a much more difficult problem of terminating the simulation. The solution of this problem requires both compromising the modularity of design of the simulation modules to some degree and also adding termination operations which are more complex than the original coordination operations. This lack of modularity and greater complexity makes the correctness of the termination operations more difficult to prove than the correctness of the simulation and coordination operations.

However, the termination operations do satisfy the design goals for the simulation. The simulation remains a packet communication architecture system in which all communication is in the form of packets, the simulation modules are autonomous, and the design is time-independent. Furthermore, while the termination operations are more complex than the coordination operations, their implementation should not be particularly difficult, and they are efficient emough to have little effect on the speed of the simulation.

Improving the Milistery of the Simulation

Introduction

The operation dispetition of Chapter 3 is notice primitive in that the coordination operation of a destinated modellis made likely use of the properties of the extent modelle, other than its minimals likely the lidey. This leads to a simulation which sequence a good had of coordination information to be persent between destination modelless.

Any modification to the coordination methods must preserve their desirable properties. The consistent apartitus should be single enough to be easily incorporated in the statement program for a making. The simulation should be no continuously of characteristics and the statement of the continuously of characteristics and the statement of the continuously of the statement of the continuously of the contin

In this chapter, two methods which can increase the efficiency under some conditions will be presented. These two particular medifications were chosen, because they are easy to implement and apply to many packet communication exchitecture systems. It will be shown that with either of these two modifications, the Corportness of Simulation Theorem, described in Chapter 3,

will still apply.

Modules which Compute Monotone Functions

Many of the packet communication architecture modules which have been designed to date compute monotone functions over their histories. That is, if the module produces an output history HO_1 when given the input history HI_1 , and an output history HO_2 when started in the same initial state and presented with an input history HI_2 , where

HI, ⊑ HI2,

then

$$H0_1 \subseteq H0_2$$
.

Modules which compute monotone functions over their histories are characterized by the property that the decision about which input packets are absorbed from each input port and used in a particular firing is independent of the arrival times of any input packets.

In particular, any determinate module computes a monotone function, where a determinate module [12,18] is a module for which the sequences of output packets sent from the output ports depend only on the sequences of input packets arriving at the input ports, and not on their arrival times. For example, the functional operator and switch modules of Chapter 1 are determinate modules.

One would expect many packet communication architecture modules to be determinate, since they embody the ultimate form of time-independent operation.

For example, all of the data floor actors of Beants [5] have determinate behavior, so by the Classes Beants of Retemperate of Rettle [18], any module related insulaments a floor floor program maps, he determinate. One important making which four out communical manufacts, from the determinate. One and therefore to not dynamically the subject making making making making making making and the subject are already and making making materials. The order in which packets are absorbed and making making materials and dynamicals are described as described and and appearable and the subject are absorbed and and appearable and the subject are described.

Other motales are manufacturation, but to compute a monotone function over histories. For enough, a system clock module which, when it receives a packet of the Seem trequest final, sands out a packet containing the time at which the request peaket control, computes a monotone function over histories, but its enight values depend on the times at which the input values were received.

THE STAND SERVED SEED TO RECEIVE TO SELECT SECURIOR SECUR

Simulation of Medules which Compute Menotone Panetions

For example, if the simulation module for an ASO module has received a packet (x,18) on input port 1, and a packet (p,20) on input port 2, then there is no need to wait until a packet with time 2 20 has been received on input

port 1. Insteed, the firing of the module at time 28 can be simulated right away, since any data packet received on input port 1 would not affect this firing.

As long as this revised firing tule does not cause any of the three requirements for the simulation module to be violated correct module simulation. correct ordering of output packets, and correct coordination, the Correctness of Simulation Thereon presented in Appendix 1 will still hold. To show that this modification will not violate the correct module simulation requirement, suppose at some time a simulation module for a module which computes a monotone function has received an input history HSI', where HSI' E HSI, the input The street of the party of the street of the simulation history which will ultimately be received. Then if all possible russa sanga sanga sanga kanga kalunga kalungan pada nangan kangangan dan dan kangangan dan Malababa sa kangan firings of the module on the data packets are simulated, and an output HONORY 18 TO THE SECOND OF THE SECOND STREET OF THE SECOND simulation history HSO' is produced, the effect of these activities will be to a territor of the transfer of the first of the state of the second contraction of the second of the simulate the operation of the actual module as if it had received an input history HI', where

and **Weaksnow that** in Page 1970, and the characters are said as the contract of the contract

and the first state in the HESCHIEF that he display in the life in

where HI - data (HSI). Hence, since the module computes a monotone function,

Para a la para de la periodo d

where HO' is the actual module's output library in slapping to RI', and HO is the actual module's response to RI, when district in the state initial state. In simulating the actual module's operations on the history HI', a simulation

grades at at

Company of Alegan

And the second services and the second

There was a second to anoth the second to th

The revised firing rates will ast came the mobile to five presidently. Thus, the first applications will ask probably probably applications by violated.

Furthermore, this problem was repulse and application of cutput probably and support qualitation of output probably and support qualitation of support applications of fire secretarions.

This modification will be seen the children of the simulation by increasing the common of process and

Strongthoning the Calculation of the Minimum Output Time

In the courdination eigentifies of Chapter 5, test, the emiliar specialists/time at which the singulation could appropriate a data packet, in described as

and siever our a determinant with the little to the state of state of

where that, is the time value of the light patient sensived on input part is. In other weeks, it specially sensited the fidelity of the standard and some of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of their distance of the distance

module for an ADD module has not received any data packets, and $tlast_1 = 100$, and $tlast_2 = 10$, then the firing of the module for any time less than or equal to 100 will never be simulated, even if a packet with time value 11 is received on input port 2. The coordination operations are overly cautious. They assume only something which is true for any module - if there are not sufficient packets for the module to fire, then the module cannot fire before the arrival of the next packet. If the coordination operations could take advantage of the firing requirements for a module, then it could often calculate values of tout which are higher than those obtained by the method of Chapter 3.

Any change in the method of calculating tout, will inevitably be more complex than the calculation

Hence, the strength of the calculation, that is the closeness to the maximum possible value, must be balanced with the simplicity of the calculation. The following method of calculating tout represents a particular compromise between strength and simplicity. It is very simple yet seems to be reasonably strong for many modules.

Expressing the Firing Requirements

First, a method of specifying under what conditions a module might fire is required. For any module, a boolean-valued function F can be given which takes as arguments the values of p_j , $1 \le j \le n$, where p_j is the number of packets present at input port i_j . If

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}},$$

For example on ARR models has a Record of Sec. 12

Facility-10) - (4)26) A (4)26).

CONTRACTOR OF THE PROPERTY OF THE SECOND CONTRACTOR OF THE PROPERTY OF THE SECOND CONTRACTOR OF

It chann't fine united each cash of the light push consider it least one packet.

The arbitrar has a families

Facility - 9960 v (930).

It can the R there is a patient on other legal part. As a final example, if the believier of the market is write an example, or market

dourses a simple live that refraction of the Action of the City

the without madring our points, done there are so conditions for which the value of the families in takes, but the residence of the families in takes, but the residence of the families in takes.

The species of the second seco

form:

$$\vee [(p_1 \ge c_{1q}) \wedge (p_2 \ge c_{2q}) \wedge \ldots \wedge (p_n \ge c_{nq})],$$

in which each c_{kj} is some constant greater than or equal to zero. This form of the equation is called the sum of products form. Note that if $c_{kj} = \theta$, then the predicate $(p_k \ge c_{kj})$ must have value <u>true</u>, thus these factors can be omitted from the equation. Equations with all factors of the form $(p_k \ge \theta)$ removed are in reduced sum of products form. In the preceding examples, the functions F_{R00} , F_{Reb} , and F_{true} are expressed in reduced sum of products form.

Many functions cannot be expressed in this sum of products form. In fact, only those functions for which

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}}$$

implies that for any values, $k_1, k_2, \dots, k_n \ge \theta$,

$$F(p_1+k_1, p_2+k_2, \dots, p_n+k_n) = \underline{true},$$

can be expressed in this form. However, for any function F we can always find a "weaker" function F', such that if

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}}$$

then

$$F'(p_1, p_2, ..., p_n) = \underline{true},$$

and an equation for F' can be expressed in sum of products form.

A sum of products equation for F can be translated into an equation for

tout as follows:

rest = 1986 (() + doley : () + doley-c),

where

this - the earliest possible time value of the the parket on imput port the

- the this setue of the fth parties on the 12 to \$2, or - thest, if t > \$2.

edoy - the minimum Color than of the manth, and

t - my number gradie than not.

The second units of the squates.

represents the calculation of the intelligent output that least on the function F.

As will be proved discrib; for any value / such that

ornal to f, then

Hence, the module council possibly the agent to be the fine of and no data packets with time values idle that the agent is by I him one be produced by the simulation module. Since its pickets in the simulation module. Since its pickets in the simulation module. Since its pickets in the simulation for loss to be output port in strictly increasing shall; the birth it is liquided for loss to be strictly less than the time while he the shirt into packet.

If the calculation of that were band only in the function f, it might be overly cautious. It is possible for the function f to have value true even when the module cannot possibly fire. In this case, a calculation of the minimum output that their includes feet f wildlife like it which is too low.

Even if the function F has value <u>true</u> at some point in the simulation, if the data packets with time values less than or equal to $\lim_{1 \le k \le n} (t last_k)$ are not sufficient for the module to fire, then no data packets can be produced with time values less than or equal to $\lim_{1 \le k \le n} (t last_k) + delay$. Thus, the calculation of tout must take the maximum of the two predictions of the minimum output time - that based on the function F, and that based on the values of $t last_k$.

For example, for the ADD module the equation is

tout = MAX[min(tlast₁, tlast₂)+delay ; max(t₁₁, t₂₁)+delay-
$$\epsilon$$
].

For the arbiter, the equation is

tout = MAX[min(tlast₁, tlast₂)+delay; min(t₁₁, t₂₁)+delay-
$$\epsilon$$
],
= min(tlast₁, tlast₂) + delay.

This equation degenerates to the original equation for tout. Finally, for the function F_{true} the equation is

tout =
$$MAX[\frac{min}{15kSn}(tlast_k)+delay; 8+delay-\epsilon]$$

= $\frac{min}{15kSn}(tlast_k) + delay.$

This equation also degenerates to the original equation for tout.

Correctness of the Calculation

this modified method of calculating tout will not cause the simulation to violate any of the three requirements: correct module simulation, correct ordering of output packets, or correct coordination. Hence, the Correctness of Simulation Theorem given in Appendix 2 will still apply. Clearly the correct module simulation requirement will still hold, since this modification will not affect the data packets produced by the module in the simulation.

As for the correct examing of colput packets requirement, a time packet will not be sent out from entput port o, with time value less than or equal to tlasfout, hince this is checked for by the simulation module. The only danger is that a time packet with value for might be sent out, and later a data packet with time less than or equal to faul is cont out. The original proof shows this cannot happen for low - the literal + date, have the problem can only occur

The claim, however, is that for any value ' man, that

if p_k^* is the number of peckets on imput port is with time values less than or equal to p_k^* then

Hence the module cannot lim again, in the exhalption of any time, $l' < l_{\theta}$. To show this, look at any $l_{\theta q_{\theta}}$ for which

By our assumption about ℓ , and from the equation for ℓ_{θ}

and lac by definition is the curlint possible time value of the c_{kj}th date possible to the c_{kj}th date possible to the c_{kj}th date possible to the predicate that the predicate (p_{kj}c_{kj}) - tales, for any j, isjaq.

This means that for any j, the product term

$$(p_{i}^{*} \geq c_{i}) \wedge (p_{i}^{*} \geq c_{i}) \wedge \cdots \wedge (p_{i}^{*} \geq c_{i}) = \frac{false}{s}$$

Therefore, F. which is the sum of these product terms must have value false.

No firing of the module before time

can be simulated, hence no data packets can be produced with time values < !

nyand gekin kesta **loui estera dilajar 6,8**7 da da**sas**kan ka 1820.

and c > 6, the abrest aducing of autput quints abquissiness will said be

Finally, the correct coordination requirement will not be violated, since

The production of the case of

tout 2 thin (tlest_k) + doloy > thin (tlest_k),

unless in (tlast) - w. Thus, the Correctness of Simulation Theorem of Appendix 1 will still hold for this revised calculation of test.

Compatibility with the Termination Operations

Plant i friitat<mark>om, of</mark> dest **te reemb**ering (filipies, in first barrillo mis ou south destrict

One difficulty caused by this revised calculation of four is that the calculation might cause a simulation module to produce time packets with value or before time packets with value or have arrived on all input ports. This could interfere with the termination operations for the camactivity class. If some other simulation module receives one of these time packets, it will assume that the most recent test succeeded and will send out time packets (or) from all output ports, which might not be valid.

One way to prevent this problem would be to require that no simulation module send out (∞) packets, until all input ports have received (∞) packets.

Instead, when tout = ∞ , it would send out time packets (!) where ! is some

"large" number. This seems rather authored, but it will prevent the loss calculations from interfering with the termination operations.

The state of the s

The state of the s

Features of the Calculation

This calculation of the minimum output time uses information which is already evallable to the simulation module, decade the time values of each data packet at the input parts and the values of flast,. No attempt in made to predict the time value of the lth packet if $\rho_k < l$, emergt that it is greater than that p_k . This evalue passing more constinution information between simulation modules, or requiring knowledge of the timing distable of the other simulation modules.

than the original calculation. One season for this simplicity is that it ignores much of the information which is available to the simulation module. For example, the data values of the input packets are not considered, nor is the state or time of the module. Under some circumstances this will lead to a weaker calculation of test than might be possible. If the conditions under which a particular module can fire depend heavily on these factors, it would be worthwhile to take these factors into account when calculating test.

This method of calculating tout will increase the efficiency of the simulation in two ways. First, it will decrease the number of time packets sent between simulation modules. Not only will the difference between successive time values tend to be greater, the need to send time values around

loops a number of times just to fire a module once can be reduced. For example, suppose the module M_f of Figure 5.1 obeys the function

$$F(p_1, p_2) = (p_1 \ge 1) \land (p_2 \ge 1).$$

Using the original method of calculating tout, tout = min(10,100) + 2 = 12. Thus a time packet (12) would be sent to M_2 , which would send back a time packet (13) and so on, until after M_2 has sent 30 time packets, it would finally receive the packet (100) and the firing at time 100 could be simulated. If instead we use the calculation

tout = MAX[min(10,100)+2; max(10,100)+2-0.001] = 101.999,

the time packet (101.999) could be sent to N_2 , which would send back (102.999), and the firing of the module could be simulated. Thus, the reduction in the number of packets sent during the simulation can be very large.




Figure 6.1 - System which can be Simulated More Efficiently with Stronger tout Calculations.

The second improvement in the efficiency comes in the form of increased concurrency of the simulation. In the previous example, if, would not need to weit for time parliate to epule develop the loop 30 times before firing. Furthermore, if these were sum makes if, commetted to output port σ_2 of if, which is westing for a time packet with time greater than or equal to 50 from if, it would receive this packet much second. By reducing the time spent sending and westing for time packet, the simulation modules can spend a proportionately larger amount of time simulating the data operations of the modules. This would increase the concurrency of the module simulations.

Conclusion

These two modifications were chosen, because they can be easily implemented and make use of properties which are expected to be common in packet communication architecture quitant. Other modifications could improve the efficiency of the simulation in other cases without compromising the desirable properties of the estimate mother.

STATE OF THE STATE

- Francisco Migrae - Allin Color

Chapter 8

Conclusion

Insights and Afterthoughts

As has been demonstrated here, it is indeed possible for the simulation of a packet communication architecture system to itself fulfill the design philosophies of packet communication architecture. The modularity and time-independence of the simulation allows it to be performed by virtually any computer system which supports intercommunicating processes. Furthermore, the operations which must be performed for each module in the system are reasonably simple and therefore can be executed by small processors such as microprocessors.

The methods which have been developed here are very general as well. Few restrictions are placed on either the characteristics of the modules in the system or on how these modules are interconnected. Moreover, the methods are provably correct, which is an important feature for any asynchronous, parallel computation, due to the numerous and often subtle difficulties which are encountered in the design of such systems,

The coordination and termination operations are simple enough to use only a small fraction of the simulation module's processing time. However, it is difficult to estimate what fraction of the processing time will be spent waiting for the necessary time or data packets. This will depend a great deal on the structure of the simulation facility and on the system to be simulated. Thus, it

is difficult to agtimate the afficiency of the simulation, that is what fraction of the processing time will be qual simulating the activities of the modules. However, considering the law afficiency of the implicitude, on a gargestial computer system, the afficiency of the soughful simulation many quite reasonable by comparison.

Perhaps the fundamental philosophy which is expressed in this work is that a certain another of overhead, that is computation whose only purpose is to maintain proper operation of the system, is assess for all but a limited class of computer system. This feet was accepted long ago by designers of traditional computer system. This feet was accepted long ago by designers of traditional computer system. The secretary and traditional performed by an operation, or an emoty paging and resources scheduling may be subjected by the approximation of the system. Similarly, the constitution and translation of the artificial of the standard acceptant as the domination of the artificial of the standard acceptant of the system, and as apparent a standard approximation of the system, and as apparent agone as alless against the system, and as apparents of the system, and as apparents in figuressing and temperature.

These overhead operations are acceptable if they are kept to a minimum and are designed in grade a very that they had progress the design scale of the system and remain implicitly in the same of the system. For example, the amount of quarkent is the deployed, the mount of quarkent is the deployed, and the system. For example, the necket communication is substantian to progress as processed, and the quarkent communication applications.

The design of overhead computations for parallel systems is still in a rather primitive state. Other parallel computer systems, such as Illiac IV [3], are structured in such a way that the amount of overhead operations is minimized. These systems contain central controllers which tightly control the operations of the components, thereby avoiding the need for the processors to communicate their status with one another. Because of the rigid control structure, however, it is difficult for the user to program such a system to run efficiently. These systems are suitable only for applications in which the structure of the algorithm closely matches the structure of the system.

Packet communication architecture systems, with their decentralized control and time-independent operation are potentially much more flexible and general purpose than other parallel systems. However, along with this increased capability comes a need for the components of the system to keep their activities coordinated properly. The design of overhead operations for these systems requires an approach which is totally different from those used in designing traditional systems. The overhead computations incorporated in each component of the system can utilize only a limited amount of information about the rest of the system. For example, the only information about the status of the rest of the system available to the coordination and termination operations of each simulation module is in the form of time and test packets received at the input ports. Overhead operations which can be "modularized" in this fashion seem rather foreign, partly because they have no locus of control. Instead, the operations take place in many locations simultaneously.

of the Berger was in the province that the straight of a light of Furthermore, while one component of the system is performing operations, the the state of the second second second to be a second secon state of the rest of the meters can be changing. The overhead operations must Not been all the second and their core of the second of th be designed to operate descently, despite a continuously changing system state. alluminaria interes exercia dentale contra monte accomination As a result, one connet fully understand how the speculions work by focusing en march a least the same and commence are the commence of the last the complete of a on one component of a time. The system must be viewed as a whole to see in theorem in the case of the sate of the second continuous how the operations work. For example, the termination operations performed by each density mobile policities make the course when viewed individually, but and the state of the season of they fit together into a computation which will detect when the simulation can a de la companya de la companya de companya de la c be terminated and the memory, we get the

To date, no general techniques for designing the overheed operations in packet communication exchitecture systems have been developed. Instead, they The transfer was a series of fellower to the ball was the have been designed on a case-by-case basis, taking advantages of special properties of the system. For example, the design here takes advantage of the fact that the sole purpose of a simulation is to model the behavior of some and the second that the second second the second se other system. If the actual system contains deadlocks or other malfunctions, the designation of the contract of simulation should model these deedlocks and malfunctions. The burden of to a first of the tradition of the state will be a made of the contract of designing a system free of errors is left up to the system designer. In the the sent of the system. For example the enty inverse, the plant of the species future, however, general techniques should evolve which make the overhead the transfer of the state of th operations both easier to design and understand. The second secon

Suggestions for Bushion Basesalines and an area

There, are five directions in which desting nouncing on build made the work which has been secured here. Firely, more wanted a neguired here pecket communication exchitecture systems can be simulated. In particular, a

means of programming the simulation modules is needed. Ideally, the user of a simulation facility should be able to specify the operations of the components of the actual system in a high-level language, such as the Architecture Description Language of Leung, et al [14]. These specifications would then be translated into programs for the simulation modules by an ADL compiler. The user should not be concerned with the coordination and termination operations, nor with the details of the module activity simulation. Fortunately, the coordination and termination operations are simple and uniform enough that they will not increase the complexity of this translation greatly. The major difficulty is the design of a language which allows the specification of a wide variety of systems in a concise and understandable form, but can be translated into programs for the simulation modules. With the increasing interest in parallel, asynchronous computing systems, a convenient and efficient means of simulating them will be required to determine the best designs.

The other potential direction for further research is to apply some of the techniques and insights which have been developed here to other areas. One direct application would be to the simulation of systems which are not strictly packet communication architecture systems. Some systems which are commonly simulated, such as air traffic control models, have the essential properties of packet communication architecture design. That is, the system can be subdivided into a number of components which operate independently and communicate with each other only in a limited and well-defined manner. For example, an air traffic control model can be subdivided into geographic regions.

THE PROPERTY OF THE PROPERTY OF

The countries where confirme come marketing and belonger to coly commenced to be a second to the coly way they Commission of the state of the techniques which have been developed here can be applied directly to such systems. This will had to a highly possible elementation which can be executed by a relatively simple network of competers. For the six traffic control model, can envision a "and" of processors, in which each processor simulates the activities within one groupole rotion. The distribution of an air traffic control model on a network of processes has been studied the course detail by Thomas and Renderson (42) in their system, different gargespates regions of a hypothetical element are simulated on distance Aspend processors. The statilator for one region control a manage to the discount for an editional region tene extens from the first region late the shape. To metatein proper time synchronization, one of the simulators maintains e global time clock and because the streetstee time to the other streets at the property of the streets. In their description of the graters, the authors, note that a distributed approach to time gracksonization would be purfeerly, they arrive and amount that the binds the simulators to the sisted close. It seems that consideration operations along the lines of these mountain in Chapter A sould moulde the necessary synchronization. End significant mould sprint light region to the simulator for each of least pathy indicated, the earliest possible simulation time at which a plane could possibly gaves from the first, rather judy the pest, in this way, the classiation can properly without gry perfections, partial or real-time constraints on the simulators.

ALBERTALIST REPORTED

Moving beyond the field of simulation, there are other areas to which these techniques and insights can be applied. The problems of deedlock and nontermination which were dealt with here occur frequently in parallel, esynchronous systems. The concept of adding overhead operations to a system to prevent these problems can be applied to other systems. For example, the author [4] has identified a deedlock which can occur when the data flow language of Weng [23] is extended to include both cycles and nondeterminacy. This deedlock occurs after all computation by the program is completed, but the program fails to recognize that it is able to terminate. This deedlock can be avoided by adding more data flow actors to the program to perform the necessary overhead operations and terminate the program. In fact, these overhead computations are very similar to the termination operations of the simulation modules.

To design the overhead operations for a wider class of parallel, asynchronous systems, however, more general techniques will be required. Ideally, a programmer should be able to specify a program in a high-level language which will then be compiled into a number of separate module programs which include all of the needed overhead operations. These programs could then be loaded into the modules of a packet communication architecture system, and the system would then execute the program in a highly parallel fashion. Translating high-level languages which include such features as data structures and recursive procedure calls into individual module programs will pose many difficulties.

Thus, while the focus of this work was on simulating a particular type of computer system in a particular manner, some of the techniques and concepts which were developed here have much broader areas of application.

Bibliography

[1] Aho, A. V., J. E. Hopcroft, and J. D. Ullman, The Design and Analysis of Computer Algorithms, Landow-Wester, Bankly Man. (1975)

- [2] Anderson, U. A., and E. S. Jennes, Competer Manifester Structures: Texonomy, Characteristics, and Exemples", Computing Surveys, Volume 7, Number 4, (December 1976), pp. 197-212.
 - Burnes, G. M., of al, The filler IV Computer, MAR Transactions on Computers, C-17, Vol. 8, IEEE, New York (August 1966), pp. 746-757.
 - [4] Bryant, R. E., "Nondeterminate Streem-Orthined Compatitions by Cyclic Data Flow Systems," Unpublished paper, Leberatory for Computer Science, MIT, Combining State (Bulling Street)
- [5] Dennis, J. B., First Version of a Data Flow Properties Language, Technical Missouristan Tisk-of, Educatory for Confession and Section 1977, Confession, Mass. (Many Notes) Bert York (1970), 50, 107-116
- [6] Dennis, J. B., "Packet Communication Architecture," Proceedings of the 1975 A COLOR OF THE SECOND COLOR OF THE SECOND SE
- Dennis, J. B., and D. P. Misunes, "A Computer Architecture for Highly Perella Mand Provided Discussion of the Shift State Shiftill Conference.
 ACM, New York (Bounday, 1974); p. 405-406. TOTOT TOUR (May 1076)
- [8] Dennis, J. B., and D. P. Misupes, "A Proliminary Architecture for a Basic Data-Flow Piocessus," Editorifact of the Social Annual Standards on Computer Assistantian, 1884, 1884 Senting 1885, 38 1885
- [9] Dennis, J. B., D. P. Misunes, and C. E. Leens: A Missiy Perellel Processor Using a Data Flow Marking Leaguese, Computation Structures Group Memo 134, Laboratory for Computation Market Mr. Computation, Mark Laboratory (1977).
- [10] Ellis, D., private communication.
- [11] Parber, D. J., of el, "The Distributed Computing System," Proces Seventh Annual Hill Combuter Strict Interior Computer Strict In (February 1973), pp. 31-34.
- [12] Kahn, G., "A Preliminary Theory for Parallel Programs," Internal Memo. Institut de Rech. d'Informatique et d'Automatique, Rocquencourt, France (1973).
- [13] Kay, I. M., T. M. Kisko, and D. E. Van Houwelend, "GPSS/Simscript The

- Dominant Simulation Languages," <u>Proceedings of the Eighth Annual Simulation Symposium</u>, IEEE, New York (1975) pp. 141-154.
- [14] Leung, C. K., D. P. Misunas, A. Neczwid, and J. B. Dennis, "A Computer Simulation Facility for Packet Communication Architecture," <u>Proceedings of the Third Annual Symposium on Computer Architecture</u>, IEEE, New York (1975), pp. 58-63.
- [15] Metcalfe, R. M., <u>Packet Communication</u>, Technical Report TR-114, Laboratory for Computer Science, MIT, Cambridge, Mass. (December, 1973).
- [16] Organick, E. I., Computer System Organization: the B5700, B6700 Series, Academic Press, New York (1973).
- [17] Paley, H., and P. M. Weichsel, A First Course in Abstract Algebra, Holt, Rinehart, and Winston, Inc., New York (1966).
- [18] Patil, S. S., "Closure Property of Interconnected Systems," Record of the Project MAC Conference on Concurrent Systems and Parallel Computation, ACM, New York (1970), pp. 107-116.
- [19] Rowe, L. A., <u>The Distributed Computing Operating System</u>, Technical Report Number 66, Department of Information and Computer Science, University of California at Irvine, Irvine, Calif. (June, 1975).
- [20] Rumbaugh, J. E., <u>A Parallel, Asynchronous Computer Architecture for Data Flow Programs</u>, Technical Report TR-150, Laboratory for Computer Science, MIT, Cambridge, Mass. (May 1975).
- [21] Swan, R. J., S. H. Fuller, and D. P. Sieworek, "Cm*: A Modular, Multi-Microprocessor," <u>A Collection of Papers on Cm*: A Modular, Multi-Microprocessor</u>, Department of Computer Science, Carnegie-Mellon University, Pittsburgh, PA. (February 1977).
- [22] Thomas, R. H., and D. A. Henderson, "McRoss A Multi-Computer Programming System," 1972 Spring Joint Computer Conference, AFIPS, Montvale, N. J. (1972), pp. 282-293.
- [23] Weng, K. S., <u>Stream-Oriented Computations in Recursive Data Flow Schemas</u>, Technical Memo, TM-68, Laboratory for Computer Science, MIT, Cambridge, Mass. (October 1975).

Appendix 1

Correctness of the System Simulation

The following proof shows that the simulation operations of Chapter 2, combined with the coordination operations of Chapter 3 will give a simulation which accurately models the actual system.

Before proceeding with the proof, some additional notation is needed. For an input port i_R of a simulation module, the value of $tlast_R$ is the last time value received on that input port. Thus, for an input port simulation history, we can define a function Tlast where Tlast(hsi_R) equals the minimum value of t, $0 \le t \le \infty$, such that $hsi_R(t) = hsi_R$. Similarly, for an output port o_P of a module, $tlast-out_P$ equals the last time value sent from the port. Thus, a function Tlast-out can be defined for output port simulation histories, where Tlast-out(hso_P) equals the minimum value of t, $0 \le t \le \infty$, such that $hso_P(t) = hso_P$.

Finally, for a module input simulation history HSI the function Tfinal is defined as:

where

$$HSI = \langle hsi_1, hsi_2, \dots, hsi_n \rangle$$
.

This function can be applied to system input simulation histories as well.

and the second s

Requirements of the Simulation

The correctness proof will apply to simulations which fulfill the following six conditions. First, there are then conditions as the majories to be simulated:

- 1.) Functionality of Orients The original history and final state of a module depend only on the initial state of the module and the input history.
- 2.) Monotonisty of Outputs The output of a module at time t cannot be affected, by layer regularly after time.
- 3.) Finite Dalog: The outget of a medicine time i connect to a finite delay input received at time i. In other words, there must be a finite delay between the graphs of a description of a particular particle of the layer particle of the particle of the layer particle.

If a module esticies all three of these requirements, then its output history up to and including time I must be a function of its initial state and its input history up to but not including time I. This can be specified more formally in terms of histories. Suppose for two quantities of a module, the module produces an output history 10 when it states in initial state S₀ and receives the input history 10, and it produces an output history 100 when it states in initial state S₀ and receives the input history 101, and it produces an output history 100 when started in the such that

ML (c-a) - HL: (c-a) gar ,all see,

the two output histories must be identical through time t, that is

HOUR JE HO' WO.

The following conditions will be required for each elevation module in the system:

1.) Correct Medde Simulation: The simulation of a module must produce the same values as the actual multile would under the same

A THE STATE OF THE

circumstances. That is, suppose the simulation of a module produces a simulation history HSO when it starts is initial state S, and receives input simulation history HSL, subare all of the data and time packets arriving at each input part have strictly increasing time values. Let

That is, ifine is the smallest of all the final time values received by the input ports of the simulation module. Then

data (HSO((finel)) - HO((finel)

where HO is the output history of the actual module when it starts in the same initial state S_g and receives the input history HI - data(HSI). Furthermore, M (final - o (all input) periods and apply a receive, time packets with value o), then the final state of the simulation of the module S_g will be she seen, as the final state of the simulation of the

- 2.) Carract: Ordering of Ordert Postule: M. this recipits arriving, at each input port of a module in the simulation have strictly increasing time values, then the output supplies, supt from each dutyet port of the module in the simulation will have strictly increasing time values.
- 3.) Correct Coordination: Each output port of a module in the simulation will eventually analyze a time or data, probat, gain, time value greater than the situations time value of the final position received at the input ports, or disc, the option part will probate. I the imput ports, or disc, the option part will probate. I the imput simulation words, suppose a medical in the simulation manufacture as imput simulation history HSI and graduate as option, described history HSO. Then for any output part o, of the module either

Light-out (heq.). . If inet (MIL),

DE

Tlast-out(hso,) - w.

The simulation and coordination operations (without the termination operations) presented in Chapters 2 and 3, satisfy all six of these requirements, as long as the modules to be simulated satisfy the first three requirements. First, the simulation operations developed in Chapter 2 will guarantee that the correct module simulation requirement is satisfied. To see this, suppose at some point in the simulation, a simulation requirement has reminded as a simulation history. HSI: Where HSI: 5 HSI (the ultimate simulation history which will be received by the simulation nature.) Leasured Missing which will be

with strictly becoming time reling then it

and - Itinal (ISI') - it (theri).

no new packets with this but then or equal to the will be received on any input port. By the firing rules for the simulation, the firing of the module at time (fire cannot be simulated, unders (fire 5 high. Thus, when the firing of the module at time give is simulated the distribution billiony RSI (tites) has been received. Resulting the simulation posterity simulation the firing of the module, the proper output packets will be produced. This section, once the simulation module has received that patter highly similarities have RSI with

grade - Telephones (1)

the firing of the module for all values of titre & titual will be simulated.

Hence, all output perhats with time values less than or bigual to titual will be produced in personne to this inject simulation littlety, thereby guaranteeing that

Bus affection () - Mileson (**

Thus the simulation will satisfy the correct stable simulation requirement.

The second requirement, correct ordering of output packets, is mot as long as the input packets to the simulation module are correctly ordered. That is, if an output port o, of the simulation module first produces a packet p₁ and then a packet p₂ then is, the time value in p₄, must be less then i₃, the time value in p₂. To show this, four cases must be considered:

- p₁ and p₂ are both time packets.
 Then p₂ would be mut out only if t₂ : thereof, -t₁.
- 2. p₁ is a data parket and p₂ is a time parket.

 As in case 1, p₂ would be sent only if (2 > dest-onl) = 1₁.

- 3. p_1 and p_2 are both data packets. Assuming the simulation module satisfies the correct module simulation requirement, data packets will always be produced in the proper order.
- 4. p₁ is a time pecket and p₂ is a data pecket.

 p₁ was produced with a time value t₁ = tmin + delay only if the module could not possibly fire before or at time tmin. The actual module always has a delay time greater than or equal to delay between firing and producing output peckets, hence the simulation module could not send out a data pecket p₂ with time t₂ ≤ t₁ from the output port after p₁ has been sent.

For each of these four cases, the simulation will settify the correct ordering of output packets requirements.

The coordination operations also satisfy the correct coordination requirement. If the simulation module receives as input simulation history HSI with

tfinal - Trinef (MSI),

then after all output data packets have been produced, it will send out time packets with value

tout - tfteel + delay,

from all output ports for which tout > tlast-out j. Since delay is greater than zero, either tout > tfinal, or tout = tfinal = ∞ . Hence, after the last time and data packets have been sent from each output post a_j , either

tiest-out; 2 tout 36 tfinal,

or

tlast-out ; - tout - tfinal - co.

Thus, the correct econdination regularization will be estimated.

A proof can now be given which shows that if the modules to be

simulated satisfy their three requirements, and the simulations of these modules satisfy their three requirements, then when these simulation modules are interconnected, the simulation will accurately model the entire system.

room er 25 mag 1821, en 282 kans al ver ka**rm mall 1821 kans** j**ar**i Aland

Theorem 1. Considering of Standallon.

Suppose a simulation has the following properties:

- 1.) The modules to be partituded sufficy the monoticity of output, finite delay, and functionality of output regularements.
- 2.) The simulation of each module satisfies the correct module simulation, correct ordering of output pechals, and secrent coordination requirements.
- 3.) All communication links between simulation, modules operate properly. In other words, if input port is a communication to output port s, then halk hao,..
- 4.) The simulation receives a system input simulation history SI and the sequence of these values presided at each system input port is strictly increasing.

Let tfinal - If ive (SI), that is tfinal equals the smallest final time value received by any of the spatem input ports during the standation. Then the simulation module for any module M₂ will graduse a module output simulation history HSO, such that

data(1150; (final)) = 110; (final),

where HO, would be the output history of the corresponding module in the actual system under following conditions:

- 1.) All anothing in the partner are started in the same initial state as the consequation simulation mobiles.
- 2.) The method system resident the system input history I, where

Furthermore, if fluid was the final state of the corresponding module in the actual system.

THE STATE OF THE SECOND SECOND STATE OF THE SECOND SECOND

tage and the first of the first party of the first of the

Before the major part of the theorem can be proved, two lemmas are needed.

Lemma 1.1. Correct Ordering of All Packets

If the simulation of each module satisfies the correct ordering of output packets requirement, the computated links between the simulation modules operate correctly, and the packets exrive at each system input port with strictly increasing time value, their value will produce packets with strictly increasing time value.

with the form of the same of the same

Proof of Lemma 1.1

Observer would see if he were to simultaneously observe the output ports of every simulation module. This sequence would be of the form P_1, P_2, \ldots, P_j . Where P_j is the jth pecket observed. In any physical system, no two packets could appear at the exact same time, so the packets will be totally treated in their the sequence of packets shift from sich output port is countable, and their are a fluite manufactor. This allows are to perform induction on the sequence P_1, P_2, \ldots must be countable. This allows as to perform induction on the sequence.

Basis: Initially, no output parts have produced any factors, thus no ordering constraints have been violeted.

්ත්රික් විශාල වැන් මුතා පුරුත්වන මැතිවේ දීමුතු මැතිවේ අව පත්තරාවේ ප්රවර්ත මහල්මක දෙම මැතිකි. මෙයිම් වෙන මේ අව අව මුත්තික වේ අවසුත් විය පත්තරාවේ මෙන් වෙනුවේ අවසුත්වය මෙන් කොට මෙන් කම් මෙන් මින්න අවස්ථාව සිටින වේ. මෙන් අවස

Induction: Assume the observer has seen the sequence p_1, p_2, \dots, p_l and up to this point, all output ports have produced peckets with strictly increasing time values. Then, by the first-in, first-out property of the communication links, all

ALTERNATIVE CONTRACTOR OF THE PROPERTY OF THE

input parts commented to them endput pasts have received packets with strictly increasing time values. Purthermore, all system input ports have received peckets with strictly increasing time values. Hence, whichever module produces packet p_{1,1} must have received input pashets at each input port with strictly increasing time values at significant input port with strictly increasing time values and self-sites aludem does to noissimms said increasing time values and pashets manufactured have been self-sites the greater than the time values of all pashets which have been sent from this output port previously.

Thus, by induction, no pecket in the entreme Py. Py. . . . can violate the covering regularizable for each output got.

Langua L.E. Honomology of Standards October.

If a module satisfies the monthly of cappe, hade delay, and functionality of capput, particularly straightful the correct materials and the same satisfies and satisfies are bales are factored by a module, it the produced by an actual straightful the produced by a module, it the produced by a module, it the produced by a module, it is not been then the same straightful the produced by a module of the same straightful the sa

dete(MSI(1-8)) - NI(1-8), for all 5>8,

and

t < Tring! (MSI).

Then, if the extuel module and the simplestan module both start in the same initial state S.

where HSO is the output simulation history of the simulation module after receiving HSI, and HS is the output simulation history of the actual module after group wing HSI, and HS is the output simulation history of the actual module after group wing HSI, and HSI is the output simulation history of the actual module

The idea behind this lemme is that the simulation can and will produce the output almulation history HSI(t-)

Secretary of the second

has been received. That it can produce the output simulation history up to time ! is guaranteed by the three requirements on the module. That it will is guaranteed by the correct module simulation requirement. In order for the simulation module to realize it has received the entire input simulation history up to time! It may require peckets with time values greater than or equal to !, as is stated in the condition! \(\leq \text{Tfinel(HSI)}. \) The simulation, however, will only use the packets with time values less than or equal to !.

Proof of Lemma 1.2:

Let HI' - dets(HSI), and let H0' equal the output history of the actual module when it starts in state S_{ℓ} and receives the input history HI'. Then by the statement of the lemma.

HI(f-5) = deta(HSI(f-5)) = HI'(f-5), for all 5>8.

Hence, by the three requirements for the actual module

HO'(r) - HO(r).

Furthermore, by the correct module simulation requirement, if Ifinal Tfinal (HSO), then

data(HSO(tfinal)) - HO'(tfinal).

By the statement of the lemma, $t \le t final$, therefore

data(HSO(r)) - HO'(r).

Thus

deta(1150(r)) - HO'(r) - HO'(r).

This lemma will allow us to look only at the input data packets with

Banda Badi a Biyas sa ka kabibist

time values few then i, when trying to prove the correctness of the simulation up to and including time i.

and the first of the contract of the first o

and Kiran an was man <mark>any mandra</mark> ao indra ao amin'

The State of the S

Proof of Theorem 1.

The main theorem will be proved by induction on the segmence of time

many to be because he was a second of the second

where $t_a = 0$, and

10 < 11 < ... < 11 < ... & 0,

and each time value l_1 , l > 0, is contained in some actual or simulation history for the system. That is, l_1 is contained in one of the following histories: I, the system input history of some module in the system light history for some module in the system light history for some module in the system history for some module l_1 . As mentioned in Chapter 2, the history and simulation history for any part must be a countable sequence. Since there are only finitely many input and output parts in the system, only countably many time values can appear in all of the histories. Thus, the sequence l_1, l_2, \ldots, l_l , must be countable, which allows us to perform induction on it.

Induction Breathasts

For any tie totion, time, such that tie timel:

- a.) date (180 | (t |) | 10 | (t |) for all metales H, and
- b.) Either '; o, or for any output port o; hangith a hangely a second

That is, the simulation will be correct through time ℓ_l , and all output ports in the simulation will produce some packet with time value greater than ℓ_l , unless $\ell_l = \infty$.

- a.) Initially, HSO (6) HO (6) the empty history, for expressedule My.
 - b.) Initially, HSI j(8) HI j(8) the correct described requirement, for any output port o, of module H_j. By the correct describation requirement, for any output

tlast-out is Trimitales (8) - 8.

Thus, hso, (8) c hse,, for easy output port in the system?

Induction: Assume true for l, where l_l < tfinel, prove true for l+1.

in the wall of the parties was thereby of a draw water content of a sta

a.) The Monoticity of Simulation Output Lemma which has just been proved will be applied to show that $\det(HSO_j(r_{l+1})) = HO_j(r_{l+1})$. By the induction assumption

 $\frac{\det \left(\mathsf{HSO}_{j}(\ell_{i})\right) - \mathsf{HO}_{j}(\ell_{i})}{\det \left(\mathsf{HSO}_{j}(\ell_{i})\right) + \det \left(\mathsf{HSO}_{j}(\ell_{i})\right)}$

for all modules H_j in the system. Furthermore, by the statement of the theorem,

data(SI) = I.

Therefore, since all communication thunsels in the sincletion operate properly,

and the control of th

for all simulation modules H_j . Since no packets are produced with time t such that $t_l < t < t_{l+1}$,

 $deta(HSI_{j}(t_{l+1}-8)) = HI_{j}(t_{l+1}-8), \text{ for all $8.}$

Heat, by part 61 of the induction abundles has (t) to hiso,, for any output part o, in the manufacture. Then, if input part i, is connected to output port o,.

 $hsi_k(t_l) - hso_r(t_l) = hso_r - hsi_k$.

Furthermore, sings our quality toput quit will beautiful pectait with time greater than or agast to plant, and glast sty,

n engleschen von die der **die begin der die begin** der in die der die der die der die der die der die der die der

for any system input port ig. Combining these two facts, and the combining these two facts,

Indian Triplet

for any input part, in the system such specials are produced in the simulation module, or it is a system input port. No packets are produced in the simulation with time t such that $t_0 < t < t_{1-t_0}$, hence

 $hsi_k(t_{l+1}) \subseteq hsi_k$

for any input port in the system. Therefore

Trinsially 2 1442

PERSONAL TRANSPORT

for any metale H_j. Lamma 1.2 cm therefore to applied to show that

**The control of the contro

for any module H.

(1-1. By the consent coordination reprincement, for any entrat port o, of module

destroit, > f ≥ t_{l+1},

$$tlast-out_r = \infty \ge t' \ge t_{l+1}$$
.

That is, some packet with time value greater than t_{l+1} will be produced on each output port, unless $t_{l+1} = \infty$. Thus, for any output port o_r in the simulation, either

$$hso_r(t_{l+1}) \subset hso_r$$

OL

$$t_{l+1} = \infty$$

Therefore, by induction

for any module M_j in the system.

Finally, to show that the module M_j would have the same final state S_f in both the simulation and the actual system, if $tfinal = \infty$, we have just shown that $data(HSO_k(tfinal)) = HO(tfinal)$, for any module M_k . Furthermore, for the system input ports, the statement of the theorem requires that data(SI) = I. Thus, if the communication links between simulation modules operate correctly, and $tfinal = \infty$

$$data(HSI_j) = HI_j$$

for any module M_j . By the statement of the theorem, M_j is started in the same initial state S_0 in both the simulation and the actual system, therefore by the correct module simulation requirement, if $tfinal = \infty$ and the simulation module terminates, then both the simulation module and the actual module must have the same final state.

This completes the proof of the correctness of the simulation operations of Chapter 2 combined with the coordination operations of Chapter 3.

Appendix 2

Cerrectness of the Termination Operations

The following people shows that the stiffied of the termination operations of Chapter 4 to the simulation modules will maintain the correctness of the simulation, with the stiff feature that the simulation will terminate once the termination conditions are spitialled.

Theorem 2. Correctness of Fermination

a.) Suppose a simulation is performed in which the modules to be simulated obey the three requirements: functionality of output, monetonicity of output, and finite delay, and the simulation and constitution of output of each simulation module obey the three requirements: correct module simulation, correct ordering of output pushes, and correct consideration, will furthernore the coordination operations of a simulation module united simulation plackets (6) to be sent out by the simulation module unless

Then the addition of termination operations to the stimulation modules as described in Chapter 3 will not cause any of these requirements to be violated.

Since Since the six statement with the six of the six

b.) If the actual system over reaches a state in which no modules in the system will over enter the firing mode unless more packets are received on the system input ports, then every simulation module of this system will eventually produce time packets with value ∞ on all output ports, if all system input ports in the administran receive who patients with value ∞ .

Proof of First Part

The termination operations will not affect the actual modules, hence the first three requirements for the Correctness of Simulation Theorem will hold. As for the correct module simulation requirement, the termination operations are designed not to interrupt the simulation of the modules. The only way they could potentially cause this requirement to be violated would be by terminating

The Sales Sangarity and

the simulation before the termination conditions are estisfied. Purthermore, since test packets contain no time values, their presence will not affect the correct endering of autout packets, or the correct openingline amprincements. As long as the termination against a sond out time packets (a) before the principality application application made of these last two requirements will be violated aither.

Since modules can communicate swith apply other only in the form of package sent gland the data shannels, the squaditions for beautaction for the modules in a communicative class C4 can be distant.

- 1.) For each simulation module Bride Cy all input parts is such that is differentiating have marked that the differentiation and the such
- 2.) No simulation module for C, can simulate the firing of a module without resident data section.
- 3.) No dimulation module in C, will over receive further data

For a commentivity clear which contains eally see module and has no self-loop, there are no learning a self-loop and cause the perministion operations for connectivity clears containing against to not cause the simulation modules in the clear to terminate too soon, the commelicate of this dissertation will be maintained.

termination operations might cause the simulation modules in a class to terminate premeturely in one of two ways. First, a test of the class might succeed, even though the termination conditions are not esticited. Second, some simulation module h, might receive a time parket (w) on an input port (a c

ng Bos new, the speciment or new reservation sites that the contract of

and the second of the second o

from_class, before any test has succeeded, and then proceed to send out time packets (w) from all output ports, even though the termination conditions for the class are not setsered. This second case can be reled out rather easily. By Committee of the commit the further restriction which has been placed on the coordination operations in No alterize the conduction of a conductive of the statement of the theorem, the oversimilion speculous cannot cause a almulation module her Cy to send out time publish to from its output ports, unless time packets (m) have been received on all input ports, including those in from class. However, no simulation module M, c C, will receive a time packet (m) on an input port in from class, unless some simulation module He Committee of the property (co) from an output part he to place. Without any turnshiftion operations this would happen only if By had already recolved a thme passes (a) on all imput ports metading these in front class. Thus, no simulation module can be the first simulation module in the class to send time packets (w). Therefore the coordination operations alone cannot cause any a.) Reck skeward at the Control of the State simulation modules in a class to terminate if the class contains cycles. Furthermore, the termination operations calmot cause any simulation module in a class to send out time peckets (m) until after a test has succeeded.

Thus, the proof of the first part of the theorem reduces to:

we Land 2.1. Ht Premiture Technicis and and as and (c) to be a

Suppose the termination control module T for a connectivity class C, has received time packets (w) on all input ports it (frem class, and no firing of the medule can be simulated unless many detamentations must perfect an investigate and module of the class, receives K packets out test packets (test.+) from all output ports of c to class, receives K packets with value test(4.4a setup, where

 $K = 1 + \sum_{i \in \mathcal{C}_{i}} \{|\mathbf{to_{class}}_{i}| - 1\};$

and it receives no further data packets while waiting for the returning test packets, this means that

- 1.) All simulation modules $M_i \in C_j$ have received time packets (∞) on all input ports $i_k \notin \text{from_class}_i$.
- 2.) No simulation module $M_i \in C_j$ can simulate the firing of a module without receiving more data packets.
- 3.) No simulation module in C_j will ever receive further data packets.

The following sequence of assertions proves Lemma 2.1:

- 1.) If every simulation module $M_i \in C_j$ is terminateble, meaning that it receives a time packet (∞) on every input port which is not in from class, and it eventually stops simulating the firing of the module, then during a test (or reset) of the class C_i
 - a.) Each simulation module M_i in C_j will receive at least one test (or reset) packet.
 - b.) Exactly K test (or reset) packets will be created, where $K = 1 + \sum_{i} (|to_class_i| 1).$ $M_i \in C_i$
 - c.) At least one test (or reset) packet will be received on each input port in from class, for every $M_i \in C_i$.

Assertion 1a) can be shown by induction on the length of the shortest path from T to M_i (there must be a path from T to any other module in a connectivity class.) As a basis, if l=1, then $T\to M_i$. M_i will receive a test (or reset) packet shortly after T sends out test (or reset) packets from each output port a_i is to_class. Now assume the assertion is true for all simulation

AND THE PARTY OF THE PROPERTY OF THE PARTY O

modules in the class with a path from T of length less than or equal to !.

Then if there is a path of length !-! from T to a simulation module M; there must be some medials M; c C;, such that M; will there is a path of length ! from T to M; Means the influences compline to M; mounting that it will receive at least one test packet. As long as M; is terminatable, it will send test (or reset) packets on every output port e; c to class; Therefore, M; will eventually receive a test (or reset) packet.

Assertion 19) follows directly from 10). Highlity, I creates and sends out four-less-plant (or switch pushed. The spect distributed distributed module for reset) packets, thereby creating [to_class_i] - 1 new ones. On receiving any further test (or reset) packet, a simulation module will send one test (or reset) packet, hence no new test packets will be created, nor will any be destroyed. By assertion 1a), eventually all simulation modules will packets will be created, (or reset) packet, therefore exactly K test (or reset) packets will be created, where

Assertion 1c) also follows from 1a). Every input port in in from class, of a simulation module H_i c C_j is connected to an output port o, of some module H_i c C_j, shift o, is in to class. By assertion 1a), H_i will receive at least one test (or reset) pecket. If H_i is terminately, it will eventually send a test (or reset) pecket on every suspent port in the set (row class). Therefore, H_i will eventually receive a test (or reset) packet on. This is true for any input eventually receive a test (or reset) packet on.

27世,1941年的**的教育**。 1度於如此的教育性

port in from class; of any simulation module He & Cp.

2.) If some simulation module M, is not terminatelle, then less than K test packets will be created during a test, and therefore the test cannot succeed.

If M; is not terminatelle, then it will not send out any test packets even if it receives any. Thus it will not create |te_class. | - 1 test packets, which means that fewer than K test packets will be created during a test of the class. The test cannot succeed unless I meeting K test packets, hence the test cannot succeed if some simulation module M; does not module time packets (e) on all input ports which are not in from class, or it does not stop simulating the firing of the module.

3.) For a test to succeed, no simulation module can receive any data packets between the time it receives its first test packet and the time it sends its last test packet.

If a simulation module did receive a data pecket during this time, it would send out at least one pecket (test.-). Once a (test.-) pecket has been sent, the test must fail, because any terminatable simulation module which receives a (test.-) must send out a (test.-) pecket. If all modules are terminatable, T will receive at least one (test.-) pecket, and the test will fail. If some simulation module is not terminatable, the test will fail in any case.

4.) If a test succeeds, no simulation module $K_i \in C_j$ will receive any data packets after it has received its last test packet.

This will be shown by contradiction. Suppose a test of a class succeeds, but one or more simulation modules receive data packets after receiving their final test peckets. Let M, be one of the first simulation modules for which this happens. That is, during the test, N received all of its test packets and later receives a data packet p on some input port in but this had not happened to any simulation module in the class before this point. If i_k is not in from_class, then M, could not have sent any test peckets before receiving this data packet, because it cannot send any test packets before receiving a time packet (co) on ig. Thus if a data packet is received on an input port ig which is not in from class, after any test pecket has been received by M., either the simulation module would not be terminatable, or M, would send out a packet (test.-). In either case, the test would fail. Thus, in must be in from class, which, by assertion 1c), implies that a test packet was received on input port the before data packet p was received. By the first-in, first-out property of the communication links between simulation modules, some module E, must have sent data packet p to M, after it had sent a test pecket to M. This possibility can be eliminated by looking at two cases:

Case 1. N, - T

The termination control module I did not send out any test packets unless it could not simulate any more firings without receiving more data packets. Thus, in order for I to send data packet p after sending test packets, it must receive at least one data packet p' after the test has been initiated. Suppose data packet p' was received before the test has been initiated. This the test must

HOLE OF THE PARTY THE SET OF COMMON THE SET

and the property that the stronger product the stronger that the stronger that

full by the rules for I. On the other hand, suggest peaket p' was received after the test have received all of its test packets and later received data packet p', before II, received data packet p from I. This violates the contemples that the receipt of p by II, was the first case in which a simulation modell in the class received a data packet after receiving all of its test packets.

THE REPORT OF THE PROPERTY OF THE AND THE

Case 2. M. A T

In order for H₂ to send a test pecket with until me more fightly can be significant. It is must be a send that test pecket with a model, and send the test pecket to H₂. There it must receive a new data pecket p', simulate the fixing of the module, and send data pecket h to H₂. Thus, H₃ must have received date pecket p' after it preserved the fixed lost pecket. Either this data pecket was received before all test peckets had been received by H₃ or it was received after this time. In the first come H₃ must have received at the time. In the first come H₃ must have received at the time. In the second come H₄ must have happened before H₄ received data pecket p from H₄. This would whate the assumption that the received data pecket p from H₄. This would whate the assumption that the received data pecket p from H₄. This would whate the assumption that the received data pecket p from H₄. This would wanted a distribution module in

Thus, during a successful test, those is no simulation module by which can be the first to receive a data posted after it has respicted all test posteds.

radional de um un comunitar espeta longo rese radio de respetable estado de estado de comunitar de la comunitar

5,) If a test succeeds, then no simulation module in the class can ever simulate a firing without receiving more data packets, nor will it ever receive more data packets.

packet, it could not stimulate any more firingle without receiving more data packets. By assertion 3), the simulation module did not receive any data packets between this time and the time at which it received its last test packet. By assertion 4), the simulation module did not, nor will it receive any data packets after the last sest packet was received. Therefore, the test will succeed only if all simulation modules in the class are ready to be terminated.

This completes the proof that the addition of terminate on operations to the simulation modules cannot cause them to terminate too soon. Hence, none of the six requirements for the Correctness of Simulation Theorem of Appendix 1 can be violated. The correctness of the simulation will be maintained.

wall the growing marker than being the light made by known and

Proof of the Second Part

Proving the second part of the theorem requires showing that the termination operations for each connectivity class will cause the simulation modules in the class to terminate, once the termination conditions for the class are satisfied. If a class C, consists of a single module M, which has no self-loop, then the correct coordination requirement will guarantee that time packets (∞) will be sent out once time packets with value ∞ have been received on all input ports, and no more firings of the majula can be simulated.

Thus, this class will terminate once the termination conditions are satisfied. For connectivity classes containing cycles, it must be shown that once the connectivity class reaches the conditions for termination, any previous test or reset will be completed, a new test of the class will be initiated, and this test will succeed. These requirements are stated in the following lemma:

Lemma 2.2. Eventual Termination

A.) Completion of a Test or Reset

Suppose the termination control module T for a class C_j sends a test (or reset) packet from each output port o_k in to_class. If every simulation module M_i in C_j is terminatable, meaning it eventually receives time packets (∞) on every input port i_k which is not in from_class, and it eventually stops simulating the firing of the module, then all simulation modules in the class will receive at least one test (or reset) packet, and T will eventually receive K test (or reset) packets, where

$$K = 1 + \sum_{i \in C_j} (|to_class_i| - 1).$$

B.) Eventual Success of Test

Suppose every simulation module M_{i} in C_{j} reaches a state in which time packets (∞) have been received on all input ports which are not in from_class_i, no firings can be simulated without receiving more data packets, and no more data packets will ever be received by M_{i} . Then T will send out test packets (test.+) from all output ports in to_class_T, and it will eventually receive K (test.+) packets in return without receiving any further data packets.

C.) Termination after Successful Test

If T sends out time packets (∞) on all of its output ports, then every simulation module M_i in the class will eventually receive time packets (∞) on all input ports and hence will terminate.

The following sequence of assertions proves each part of Lemma 2.2:

A.) Completion of a Test or Reset.

- 1.) If every simulation module in the class C, is terminatelle, then
 - a.) Each stimulation module H, will receive at least one test (or reset) packet.
 - b.) Exactly K test (or reset) peckets will, be greated.

There assertions are thentical to reservious, to) and 110 in the proof of Lemma 2.1.

2.) If every simulation module in the class C, is terminatable, T will receive K test (or reset) packets.

This follows from the way in which the signal output ports were chosen.

Every simulation module except for I has a single signal output port. I has no signal output port. These ports are chosen in such a way that if we look only at the simulation modules in the class and the channels connected to their output ports, there is a path from every simulation modules and the channels connected to the signal output ports fulfill the machestry requirements for a directed tree [1], with each are pointing from a son to its father. That is

to the amount of the least and the control productions and proving a secretarity and a least a secretarity

- 1. There is a unique root node (namely T) with no arcs leaving from it;
- 2. Every other node ($H_i \neq T$) has a single arc leaving from it (namely the change) consected to the sized output quotient.

Simple the first said of the

3. There is a path from every note to the root node.

One important property of trees is that they are acyclic, hence there is no path, M. ... M., which follows only signal output links. During the test (or reset)

operations, K test (as most) packets will in chestal, and cace all simulation modules have received at least one test (as read) packet, all test (or reset) packets will sent only from signal output ports. These packets will not be destroyed, nor can any terminatable simulation module hold onto them indefinitely, hence the juckets can only be propagated toward the root node T. Therefore T will eventually receive all K test (or reset) packets, and the test (or reset) operations will be completed.

B.) Eventual Success of Test.

Suppose every simulation module H_i in a class C_i peaches a state in which time peckets (so) have been received on all input ports which are not inform class, no firings can be simulated without receiving more data peckets, and no more data peckets will ever be received by H_i.

1.) A new test of the cities will be initiated.

If the simulation modules reach the above-mentioned state, they are all terminatable. Hence, by part A) of the lemma, any praylous test or reset operations will be completed. Furthermore, during the reset operations every simulation module will receive a reset packet. Hence, any new test will take place as if no previous tests had occurred. Purthermore, once the reset operations are completel, a new test will be tablected.

andre langue pela la terrapisco de la constant de la como la como la como la como la como de la como de la como

2.) The test will succeed.

As long as no simulation module receives a data packet between the time it

. The sale of the

receives its first test packet and the time it receives its last test packet, it will send out (test.+) packets as long as it receives (test.+) packets. By our assumption, no simulation modules will receive data packets once the test has started. Therefore, since T starts the test by sending (test.+) packets, by part A) of the lemma, K (test.+) will be created, and T will eventually receive K (test.+) packets. Thus, the test will succeed once the termination conditions for the class are satisfied.

C.) <u>Termination after a Successful Test.</u>

Suppose the test of a class succeeds and T sends time packets (∞) from all output ports.

1.) Every simulation module M_i in C_j will receive at least one time packet (∞) on some input port i_k in from_class_i.

This can be shown by induction on the length of the shortest path from T to $M_{\tilde{t}}$. In fact, the proof is virtually identical to the proof of assertion 1a) in the proof of Lemma 2.1.

2.) Every simulation module $M_i \in C_j$ will receive time packets (∞) on every input port.

In order for the test to succeed, M_{ℓ} must have received time packets (∞) on every input port which is not in from_class_{ℓ}. Furthermore, by assertion 1) any module $M_{\ell} \in C_{j}$ connected to M_{ℓ} must receive at least one time packet (∞) on some input port $i_{r} \in \text{from_class}_{\ell}$. Hence, it will send out time packets (∞)

on all output parts, lackabling one to laput port is of makelo it. Therefore, all simulation modules in C_j will read to time packate (as) on all input parts once the test has supposited.

This completes the paint that the addition of the termination generalisms to the simulation modules will cover the simulation to be invalidable.

and the state of t

diskur og en i skrive skrivig er flyggin stærk (* 300 størkerens ærden er **tik** flært et stokkel, blitte. Det

and the control of the second of the control of the control of the second of the control of the second of the control of the c

and the second of the second o

and with the same conserving the same and the control of the place of the same

gradient in the most of the second section of the second section of the second section of the second section of the second section of the second section secti

and the second second second is a second second second second second second second second second second second

CS-TR Scanning Project Document Control Form

Date: 10/26/95

Report # LCS-TR-188 Each of the following should be identified by a checkmark: Originating Department: ☐ Artificial Intellegence Laboratory (AI) Laboratory for Computer Science (LCS) **Document Type:** ☐ Other: Document Information Number of pages: 120 (126-1706) Not to include DOD forms, printer intstructions, etc... original pages only. Intended to be printed as: Originals are: ☐ Single-sided or ☐ Single-sided or Double-sided Double-sided Print type: Typewriter Offset Press InkJet Printer Unknown Check each if included with document: 🔼 Cover Page ☐ DOD Form ☐ Funding Agent Form Spine ☐ Printers Notes ☐ Photo negatives Other: Page Data: Blank Pages (by page number): Photographs/Tonal Material (by page number):___ Other (note description/page number): Description: IMAGE MAR! (1-120) UNHED TITLE PAGE, 2-120
[121-126] SCANCENTROL, COVER SPINE TRGIS(3) Scanning Agent Signoff: Date Received: 10/26/95 Date Scanned: 11/17/95 Date Returned: 11/22/95 Scanning Agent Signature: Muchaul North

Scanning Agent Identification Target

Scanning of this document was supported in part by the Corporation for National Research Initiatives, using funds from the Advanced Research Projects Agency of the United states Government under Grant: MDA972-92-J1029.

The scanning agent for this project was the **Document Services** department of the **M.I.T Libraries.** Technical support for this project was also provided by the **M.I.T. Laboratory for Computer Sciences.**

